

# SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8\text{ V}$  at  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$**
- **Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  $> 2\text{ V}$  at  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200\text{ pF}$ ,  $R = 0$ )**
- **Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)**


## description

The 'LV273A devices are octal D-type flip-flops designed for 2-V to 5.5-V  $V_{CC}$  operation.


These devices are positive-edge-triggered flip-flops with direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV273A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LV273A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LV273A . . . J OR W PACKAGE  
SN74LV273A . . . DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)



SN54LV273A . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	$Q_0$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

# SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS399A – APRIL 1998 – REVISED AUGUST 1998

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





# SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	SN54LV273A			SN74LV273A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -2 mA	2.3 V	2			2			
	I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V to 5.5 V				0.1			V
	I <sub>OL</sub> = 2 mA	2.3 V				0.4			
	I <sub>OL</sub> = 6 mA	3 V				0.44			
	I <sub>OL</sub> = 12 mA	4.5 V				0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V				±1			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V				20			μA
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0 V				5			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	2			2			pF

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		SN54LV273A		SN74LV273A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLR low	6.5	7	7	7			ns
		CLK high or low	7	8.5	8.5				
t <sub>su</sub>	Setup time, data before CLK↑	Data	8.5	10.5	10.5			ns	
		CLR inactive	4	4	4				
t <sub>h</sub>	Hold time, data after CLK↑		0.5	1	1			ns	

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		SN54LV273A		SN74LV273A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLR low	5	6	6			ns	
		CLK high or low	5	6.5	6.5				
t <sub>su</sub>	Setup time, data before CLK↑	Data	5.5	6.5	6.5			ns	
		CLR inactive	2.5	2.5	2.5				
t <sub>h</sub>	Hold time, data after CLK↑		1	1	1			ns	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		SN54LV273A		SN74LV273A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration	CLR low	5	5	5	5	ns	
		CLK high or low	5	5	5			
$t_{su}$	Setup time, data before CLK $\uparrow$	Data	4.5	4.5	4.5	ns		
		CLR inactive	2	2	2			
$t_h$	Hold time, data after CLK $\uparrow$	1	1	1	1	ns		

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV273A		SN74LV273A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			$C_L = 15\text{ pF}^*$	55	95		45		45	MHz	
			$C_L = 50\text{ pF}$	45	75		40		40		
$t_{pd}^*$	CLK	Q	$C_L = 15\text{ pF}$	10.4	18.3		1	20.5	1	20.5	ns
$t_{PHL}^*$	CLR	Q		10.3	19		1	21	1	21	
$t_{pd}$	CLK	Q	$C_L = 50\text{ pF}$	12.9	22.1		1	25	1	25	ns
$t_{PHL}$	CLR	Q		13.1	22.8		1	25.5	1	25.5	
$t_{sk(o)}^\dagger$						2				2	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV273A		SN74LV273A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			$C_L = 15\text{ pF}^*$	75	140		65		65	MHz	
			$C_L = 50\text{ pF}$	50	110		45		45		
$t_{pd}^*$	CLK	Q	$C_L = 15\text{ pF}$	7.1	13.6		1	16	1	16	ns
$t_{PHL}^*$	CLR	Q		6.9	13.6		1	16	1	16	
$t_{pd}$	CLK	Q	$C_L = 50\text{ pF}$	9.1	17.1		1	19.5	1	19.5	ns
$t_{PHL}$	CLR	Q		8.7	17.1		1	19.5	1	19.5	
$t_{sk(o)}^\dagger$						1.5				1.5	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV273A		SN74LV273A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			$C_L = 15\text{ pF}^*$	120	205		100		100		MHz
			$C_L = 50\text{ pF}$	80	160		70		70		
$t_{\text{pd}}^*$	CLK	Q	$C_L = 15\text{ pF}$		4.8	9	1	10.5	1	10.5	ns
$t_{\text{PHL}}^*$	$\overline{\text{CLR}}$	Q			4.7	8.5	1	10	1	10	
$t_{\text{pd}}$	CLK	Q	$C_L = 50\text{ pF}$		6.2	11	1	12.5	1	12.5	ns
$t_{\text{PHL}}$	$\overline{\text{CLR}}$	Q			6	10.5	1	12	1	12	
$t_{\text{sk(o)}}^\dagger$							1			1	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction

noise characteristics,  $V_{CC} = 3.3\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER		SN74LV273A			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.39	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.36	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$		2.92		V
$V_{IH(D)}$	High-level dynamic input voltage		2.31		V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	$V_{CC}$	TYP	UNIT
$C_{\text{pd}}$	Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 10\text{ MHz}$	3.3 V	15.9	pF
			5 V	17.1	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 3 ns, t<sub>f</sub> ≤ 3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.