TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

AUGUST 1980-REVISED NOVEMBER 1985

- 16,384 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4416-12	120 ns	70 ns	230 ns	315 ns
TMS4416-15	150 ns	80 ns	260 ns	365 ns
TMS4416-20	200 ns	120 ns	330 ns	445 ns

- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operation . . . 200 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

G 1 18 Vss DQ1 2 17 DQ4 DQ2 3 16 CAS W 4 15 DQ3 RAS 5 14 A0 A6 6 13 A1 A5 7 12 A2 A4 8 11 A3 VDD 9 10 A7
FP PACKAGE
(TOP VIEW)
DO2 3 0 16 CAS W 14 15 DO3 RAS 15 14 AO A6 16 13 A1 A6 17 12 A2

N PACKAGE

(TOP VIEW)

PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ4	Data In/Data Out				
G Output Enable					
RAS	Row-Address Strobe				
V_{DD}	5-V Supply				
Vss	Ground				
W	Write Enable				

description

The TMS4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4416 features $\overline{\text{RAS}}$ access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

4-99

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4416 is offered in 18-pin plastic dual-in-line and 18-lead plastic chip carrier packages. It is guaranteed for operation from 0 °C to 70 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (\overline{RAS}). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe (\overline{CAS}). All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain in the high-impedance state allowing a write cycle with \overline{G} grounded.

data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle, \overline{G} must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ and $\underline{t_a(G)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{G} are low. \overline{CAS} or \overline{G} going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing \overline{G} high prior to applying data, thus satisfying t_{GHD} .

output enable (G)

The \overline{G} input controls the impedance of the output buffers. When \overline{G} is high, the buffers will remain in the high-impedance state. Bringing \overline{G} low during a normal cycle will activate the output buffers putting them



4-100

4

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

in the low-impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until \overline{G} or \overline{CAS} is brought high.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and \overline{RAS} are applied to multiple 16K × 4 RAMs. \overline{CAS} is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the \overline{RAS} input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.


logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std.91-1984 and IEC Publication 617-12.



functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range for any pin except VDD and data out (see Note 1)	1.5 V to 10 V
Voltage range for VDD supply and data out with respect to VSS	– 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

 Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

Dynamic RAMs

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

			MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0		V
		V _{DD} = 4.5 V	2.4		4.8	J .
VIH	High-level input voltage	V _{DD} = 5.5 V	2.4		5.8	L <u> </u>
VIL	Low-level input voltage (see Not	es 3 and 4)	-0.6	0	0.8	V
TA	Operating free-air temperature		0		70	°C

- NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
 - 4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			TMS4416-12		12	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∨он	High-level output voltage	I _{OH} = -2 mA	2.4			٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4	٧
-1	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5V, All other pins = 0 V			± 10	μΑ
lo	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			± 10	μΑ
lDD1	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open			54	mA
lDD2	Standby current (see Note 5)	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, RAS cycling, CAS high, All outputs open			46	mA
I _{DD4}	Average page-mode current	$t_{C\{P\}} = \mbox{minimum cycle}, \\ \mbox{RAS low, CAS cycling}, \\ \mbox{All outputs open}$			46	mA

 $^{^{\}dagger}$ All typical values are at $T_{A} = 25^{\circ}\text{C}$ and nominal supply voltages.

NOTE 5: V_{IL}≥ -0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			TR	AS4416	15	TN	AS4416	-20	UNIT
İ	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
Voн	High-level output voltage	I _{OH} = -2 mA	2.4			2.4			٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4			0.4	V
11	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{V},$ All other pins = 0 V			± 10			± 10	μА
lo lo	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			± 10			± 10	μА
lDD1	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		40	48		35	42	mA
¹ DD2	Standby current (see Note 5)	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
lDD3	Average refresh current	t _C = minimum cycle, RAS cycling, CAS high, All outputs open		25	40		21	34	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, RAS low, CAS cycling, All outputs open		25	40		21	34	mA

 $^{^{\}dagger}$ All typical values are at T_A = 25°C and nominal supply voltages.

NOTE 5: V_{IL}≥ - 0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	TYP	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	5	7	ρF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	рF
C _{i(W)}	Input capacitance, write-enable input	8	10	pF
C _{i/o}	Input/output capacitance, data ports	8	10	рF

TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

switching characteristics over recommended supply voltage range and operating free-air temperature range

			ALT.	TMS4	416-12	UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	0,411
t _a (C)	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	tCAC		70	ns
t _{a(R)}	Access time from RAS	tRLCL = MAX, CL = 100 pF, Load = 2 Series, 74 TTL gates	†RAC		120	ns
t _{a(G)}	Access time after G low	C _L = 100 pF, Load = 2 Series 74 TTL gates	^t OEA		30	ns
^t dis(CH)	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	ns
t _{dis(G)}	Output disable time after G high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOEZ	0	30	ns

				TMS4416-15		TMS4416-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	Citi
ta(C)	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	†CAC		80		120	ns
t _{a(R)}	Access time from RAS	$t_{RLCL} = MAX,$ $C_L = 100 pF,$ $Load = 2 Series, 74 TTL gates$	^t RAC		150		200	ns
t _a (G)	Access time after G low	C _L = 100 pF, Load = 2 Series 74 TTL gates	[†] OEA		40		50	ns
^t dis(CH)	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	0	40	ns
tdis(G)	Output disable time after G high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOEZ	٥	30	0	40	ns



ALT. TMS4416-12 MIN SYMBOL MAX Page-mode cycle time 120 tc(P) **tPC** 230 Read cycle time[†] tRC ns tc(rd) 230 ns Write cycle time twc tc(W) 315 Read-write/read-modify-write cycle time ^tRWC ns tc(rdW) Pulse duration, CAS high (precharge time) ‡ 40 tCP tw(CH) Pulse duration, CAS low § 70 10.000 †CAS ns tw(CL) Pulse duration, RAS high (precharge time) 80 tRP ns tw(RH) Pulse duration, RAS low¶ 120 10,000 **tRAS** tw(RL) Write pulse duration 30 ns tw(W) tWP Transition times (rise and fall) for RAS and CAS 3 50 tt tΤ ns Column-address setup time 0 ns tASC. tsu(CA) Row-address setup time 0 ns tasr. tsu(RA) 0 Data setup time ns t_{su(D)} tDS 0 Read-command setup time ^tRCS ns tsu(rd) t_{SU(WCH)} Write-command setup time before CAS high 50 ns [†]CWL 50 Write-command setup time before RAS high ns ^tRWL t_{su}(WRH) Column-address hold time after CAS low 35 ns th(CLCA) ^tCAH 15 th(RA) Row-address hold time ^tRAH ns Column-address hold time after RAS low †AR 85 ns th(RLCA) Data hold time after CAS low 40 ns tDH th(CLD) Data hold time after RAS low 90 ^tDHR ns th(RLD) 30 Data hold time after W low ^tDH กร th(WLD) Read-command hold time after RAS high 10 ns ^tRRH th(RHrd) Read-command hold time after CAS high 0 ns ^tRCH th(CHrd) 40 Write-command hold time after CAS low ns th(CLW) tWCH Write-command hold time after RAS low 90 twc_R ns th(RLW) Delay time, RAS low to CAS high 120 ns tCSH [†]RLCH Delay time, CAS high to RAS low 0 กร **tCRP** [†]CHRL Delay time, CAS low to RAS high 70 ^tRSH ns [†]CLRH Delay time, CAS low to W low 120 tCWD ns [†]CLWL (read-modify-write-cycle only)# Delay time, RAS low to CAS low 20 50 ns tel CI †RCD (maximum value specified only to guarantee access time) Delay time, RAS low to W low 170 ns ^tRLWL ^tRWD (read-modify-write-cycle only)#

timing requirements over recommended supply voltage range and operating free-air temperature range

Refresh time interval

tWLCL

^tGHD

trf

-5

30

twcs

^tOED

tREF

ns

ns

ms

Delay time, W low to CAS low (early write cycle)

Delay time, G high before data applied at DQ



All cycle times assume t₁ = 5 ns.

Page mode only.

[§] In a read-modify-write cycle, tCLWL and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL).

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time tw(RL).

Necessary to insure G has disabled the output buffers prior to applying data to the device.

		ALT.	TMS4	116-15	TMS4	416-20	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t _C (P)	Page-mode cycle time	tPC	140		210		ns
tc(rd)	Read cycle time [†]	tRC	260		330		ns
t _C (W)	Write cycle time	twc	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	†RWC	365		445		ns
tw(CH)	Pulse duration, CAS high (precharge time)‡	†CP	50		80		ns
tw(CL)	Pulse duration, CAS low§	tCAS	80 1	0,000	120	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low¶	tRAS	150	0,000	200	10,000	ns
tw(W)	Write pulse duration	twp	40		50		nş
tt	Transition times (rise and fall) for RAS and CAS	tΤ	3	50	3	50	ns
t _{su(CA)}	Column-address setup time	tASC	0		0		ns
t _{su(RA)}	Row-address setup time	tASR	0		0		ns
t _{su(D)}	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	tRCS	0		0		ns
t _{su(WCH)}	Write-command setup time before CAS high	tcwL	60		80		ns
t _{su(WCH)}	Write-command setup time before RAS high	tRWL	60		80		กร
th(CLCA)	Column-address hold time after CAS low	tCAH	40		50		ns
th(RA)	Row-address hold time	tRAH	20		25	_	ns
th(RLCA)	Column-address hold time after RAS low	tAR	110		130		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	130		160		ns
th(WLD)	Data hold time after W low	tDH	40		50		ns
	Read-command hold time after RAS high	tRRH	10		10		ns
th(RHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(CHrd)	Write-command hold time after CAS low	twch	60		80		ns
th(CLW)	Write-command hold time after RAS low	tWCR	130		160		ns
th(RLW)	Delay time, RAS low to CAS high	tCSH	150		200		ns
^t RLCH ^t CHRL	Delay time, CAS high to RAS low	†CRP	0		0		ns
	Delay time, CAS low to RAS high	tRSH	80		120		ns
tCLRH_	Delay time, CAS low to W low	1011	<u> </u>		 		
tCLWL	(read-modify-write-cycle only)#	tCWD	120		150		ns
	Delay time. RAS low to CAS low		 	-	 		
^t RLCL	(maximum value specified only to guarantee access time)	†RCD	20	70	25	80	ns
	Delay time, RAS low to W low		 		<u> </u>		†
^t RLWL	(read-modify-write-cycle only)#	tRWD	190		230		ns
transco.	Delay time. W low to CAS low (early write cycle)	twcs	-5		-5		ns
tWLCL	Delay time, G high before data applied at DQ	tOED	30		40		ns
tGHD trf	Refresh time interval	TREF	+	4	1	4	ms

timing requirements over recommended supply voltage range and operating free-air temperature range



 $^{^{\}dagger}$ All cycle times assume $t_{t}\!=\!5$ ns.


[‡] Page mode only.

In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL).

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time $t_{W(RL)}$.

Necessary to insure G has disabled the output buffers prior to applying data to the device.

PARAMETER MEASUREMENT INFORMATION




NOTE 6: Each input is tested separately.

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT

read cycle timing

4


Dynamic RAMs



4-108

IEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


early write cycle timing






write cycle timing

Dynamic RAMs



read-write/read-modify-write cycle timing





page-mode read cycle timing NOTE 7: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated. VoH γo ₹ ₹ = · th(CHrd) CHR. th(CLCA) -tCLRH H(CLCA) tw(RL) V(RLCH) tsu(RA) → g CAS 3 Ю RAS


4-112

4

Dynamic RAMs



page-mode write cycle timing





4-113

4

Dynamic RAMs

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

This Material Copyrighted By Its Respective Manufacturer

