

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY


AUGUST 1980—REVISED NOVEMBER 1985

- 16,384 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4416-12	120 ns	70 ns	230 ns	315 ns
TMS4416-15	150 ns	80 ns	260 ns	365 ns
TMS4416-20	200 ns	120 ns	330 ns	445 ns

- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(–40°C to 85°C), or S(–55°C to 100°C) Temperature Ranges
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or \overline{G} to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operation . . . 200 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

N PACKAGE
(TOP VIEW)



FP PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
\overline{CAS}	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
\overline{G}	Output Enable
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

description

The TMS4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4416 features \overline{RAS} access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks have been reduced to 60 mA typical, and a –1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

4-99

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4416 is offered in 18-pin plastic dual-in-line and 18-lead plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7.62-mm (300-mil) centers.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state allowing a write cycle with $\overline{\text{G}}$ grounded.

data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ and $t_{a(G)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{G}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{G}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{G}}$ high prior to applying data, thus satisfying tGHD.

output enable ($\overline{\text{G}}$)

The $\overline{\text{G}}$ input controls the impedance of the output buffers. When $\overline{\text{G}}$ is high, the buffers will remain in the high-impedance state. Bringing $\overline{\text{G}}$ low during a normal cycle will activate the output buffers putting them

in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until $\overline{\text{G}}$ or CAS is brought high.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 16K \times 4 RAMs. CAS is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the $\overline{\text{RAS}}$ input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std.91-1984 and IEC Publication 617-12.

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range for V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		5.8	
V _{IL}	Low-level input voltage (see Notes 3 and 4)	-0.6	0	0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4416-12			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5V, All other pins = 0 V			± 10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10 μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			54 mA
I _{DD2}	Standby current (see Note 5)	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			3.5 5 mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			46 mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			46 mA

† All typical values are at T_A = 25°C and nominal supply voltages.

NOTE 5: V_{IL} ≥ -0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

4

Dynamic RAMs

TMS4416
16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4416-15			TMS4416-20			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA			2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5V, All other pins = 0 V			± 10			μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			μA
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open			40 48			mA
I _{DD2}	Standby current (see Note 5)	After 1 memory cycle, R $\overline{\text{AS}}$ and $\overline{\text{CAS}}$ high, All outputs open			3.5 5			mA
I _{DD3}	Average refresh current	t _C = minimum cycle, R $\overline{\text{AS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			25 40			mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, R $\overline{\text{AS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			25 40			mA

† All typical values are at T_A = 25°C and nominal supply voltages.

NOTE 5: V_{IL} ≥ -0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		TYP	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	5	7	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _{i(W)}	Input capacitance, write-enable input	8	10	pF
C _{i/O}	Input/output capacitance, data ports	8	10	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	TMS4416-12		UNIT
				MIN	MAX	
$t_{a(C)}$	Access time from \overline{CAS}	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}		70	ns
$t_{a(R)}$	Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series, 74 TTL gates	t_{RAC}		120	ns
$t_{a(G)}$	Access time after \overline{G} low	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OEA}		30	ns
$t_{dis(CH)}$	Output disable time after \overline{CAS} high	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	ns
$t_{dis(G)}$	Output disable time after \overline{G} high	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OEZ}	0	30	ns

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	TMS4416-15		TMS4416-20		UNIT
				MIN	MAX	MIN	MAX	
$t_{a(C)}$	Access time from \overline{CAS}	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}		80		120	ns
$t_{a(R)}$	Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series, 74 TTL gates	t_{RAC}		150		200	ns
$t_{a(G)}$	Access time after \overline{G} low	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OEA}		40		50	ns
$t_{dis(CH)}$	Output disable time after \overline{CAS} high	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	0	40	ns
$t_{dis(G)}$	Output disable time after \overline{G} high	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OEZ}	0	30	0	40	ns

4

Dynamic RAMs

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. SYMBOL	TMS4416-12		UNIT
			MIN	MAX	
$t_C(P)$	Page-mode cycle time	t_{PC}	120		ns
$t_C(rd)$	Read cycle time [†]	t_{RC}	230		ns
$t_C(W)$	Write cycle time	t_{WC}	230		ns
$t_C(rdW)$	Read-write/read-modify-write cycle time	t_{RWC}	315		ns
$t_W(CH)$	Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	40		ns
$t_W(CL)$	Pulse duration, \overline{CAS} low [§]	t_{CAS}	70	10,000	ns
$t_W(RH)$	Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		ns
$t_W(RL)$	Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	10,000	ns
$t_W(W)$	Write pulse duration	t_{WP}	30		ns
t_t	Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$	Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$	Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$	Data setup time	t_{DS}	0		ns
$t_{su}(rd)$	Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCH)$	Write-command setup time before \overline{CAS} high	t_{CWL}	50		ns
$t_{su}(WRH)$	Write-command setup time before \overline{RAS} high	t_{RWL}	50		ns
$t_h(CLCA)$	Column-address hold time after \overline{CAS} low	t_{CAH}	35		ns
$t_h(RA)$	Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$	Column-address hold time after \overline{RAS} low	t_{AR}	85		ns
$t_h(CLD)$	Data hold time after \overline{CAS} low	t_{DH}	40		ns
$t_h(RLD)$	Data hold time after \overline{RAS} low	t_{DHR}	90		ns
$t_h(WLD)$	Data hold time after \overline{W} low	t_{DH}	30		ns
$t_h(RHrd)$	Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CHrd)$	Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(CLW)$	Write-command hold time after \overline{CAS} low	t_{WCH}	40		ns
$t_h(RLW)$	Write-command hold time after \overline{RAS} low	t_{WCR}	90		ns
t_{RLCH}	Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL}	Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH}	Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		ns
t_{CLWL}	Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{CWD}	120		ns
t_{RLCL}	Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	50	ns
t_{RLWL}	Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	170		ns
t_{WLCL}	Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{GHD}	Delay time, \overline{G} high before data applied at DQ	t_{QED}	30		ns
t_{rf}	Refresh time interval	t_{REF}		4	ms

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_W(CL)$.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_W(RL)$.

[#] Necessary to insure \overline{G} has disabled the output buffers prior to applying data to the device.

4

Dynamic RAMS

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4416-15		TMS4416-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	140		210		ns
$t_{c(rd)}$ Read cycle time ¹	t_{RC}	260		330		ns
$t_{c(W)}$ Write cycle time	t_{WC}	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	365		445		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) ²	t_{CP}	50		80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low ³	t_{CAS}	80	10,000	120	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low ⁴	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		50		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		80		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		80		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		50		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	110		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	130		160		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	40		50		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	130		160		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	80		120		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{CWD}	120		150		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	70	25	80	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	190		230		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ	t_{OED}	30		40		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

¹ All cycle times assume $t_t = 5$ ns.


² Page mode only.

³ In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_{w(CL)}$.

⁴ In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_{w(RL)}$.

[#] Necessary to insure \overline{G} has disabled the output buffers prior to applying data to the device.

PARAMETER MEASUREMENT INFORMATION




NOTE 6: Each input is tested separately.

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT


4

Dynamic RAMs

read cycle timing




early write cycle timing



write cycle timing


read-write/read-modify-write cycle timing



[illegible]

This Material Copyrighted By Its Respective Manufacturer

page-mode write cycle timing



NOTE 8: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

NOTE 9: A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as read and write timing specifications are not violated.

RAS-only refresh timing

