# SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142P - MAY 1992 - REVISED SEPTEMBER 2003

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JFSD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

## description/ordering information

The 'LVTH16244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.

#### SN54LVTH16244A . . . WD PACKAGE SN74LVTH16244A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

	_			1
10E	1	U	48	2 <del>0</del> E
1Y1 🛚	2		47	] 1A1
1Y2 🛚	3		46	1A2
GND [	4		45	GND
1Y3 🛚	5		44	1A3
1Y4 🛚	6		43	] 1A4
$v_{cc}$	7		42	V <sub>CC</sub>
2Y1 [	8		41	2A1
2Y2 [	9		40	2A2
GND [	10		39	GND
2Y3 [	11		38	2A3
2Y4 🛚	12		37	2A4
3Y1 🛚	13		36	3A1
3Y2 🛚	14		35	3A2
GND [	15		34	GND
3Y3 [	16		33	3A3
3Y4 🛚	17		32	3A4
$v_{cc}$	18		31	□ v <sub>cc</sub>
4Y1 🛚	19		30	] 4A1
4Y2 🛚	20		29	4A2
GND [	21		28	GND
4Y3 🛚	22		27	4A3
4Y4 [	23		26	] 4A4
40E	24		25	3 <u>OE</u>
				1

#### ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0000 01	Tube	SN74LVTH16244ADL	1)/711400444	
	SSOP – DL	Tape and reel	SN74LVTH16244ADLR	LVTH16244A	
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVTH16244ADGGR	LVTH16244A	
	TVSOP - DGV	Tape and reel	SN74LVTH16244ADGVR	LL244A	
	VFBGA – GQL	Tana and saal	SN74LVTH16244AGQLR	110444	
	VFBGA – ZQL (Pb-free) Tape and reel		SN74LVTH16244AZQLR	LL244A	
–55°C to 125°C	CFP – WD	Tube	SNJ54LVTH16244AWD	SNJ54LVTH16244AWD	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



# SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142P - MAY 1992 - REVISED SEPTEMBER 2003


## description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

# GQL OR ZQL PACKAGE (TOP VIEW)



## terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	Vcc	Vcc	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	Vcc	Vcc	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4OE	NC	NC	NC	NC	3OE


NC - No internal connection


# FUNCTION TABLE (each 4-bit buffer)


INPU	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z




# logic diagram (positive logic)









Pin numbers shown are for the DGG, DGV, DL, and WD packages.

# SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142P - MAY 1992 - REVISED SEPTEMBER 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$
or power-off state, V <sub>O</sub> (see Note 1)
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, IO: SN54LVTH16244A
SN74LVTH16244A
Current into any output in the high state, IO (see Note 2): SN54LVTH16244A
SN74LVTH16244A 64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ ( $V_O < 0$ )
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package
DGV package 58°C/W
DL package
GQL/ZQL package
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			SN54LVTH	16244A	SN74LVTH		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		8.0	V
VI	Input voltage			5.5		5.5	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS142P - MAY 1992 - REVISED SEPTEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEGT GOLDITIONS		SN54	SN54LVTH16244A		SN74LVTH16244A				
PAI	RAMETER	TEST Co	ONDITIONS	MIN	TYP†	MAX	MIN	TYP	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		VCC-0	.2			
\/-··		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
VOH		V <sub>CC</sub> = 3 V	$I_{OH} = -24 \text{ mA}$	2						V	
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2		
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5		
Vai			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
VOL		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V	
		ACC = 2 A	I <sub>OL</sub> = 48 mA			0.55					
			$I_{OL} = 64 \text{ mA}$						0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			50			10		
1.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	^	
I <sub>I</sub>	Data in a ta	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			1			1	-l l	
	Data inputs	vCC = 3.6 v	V <sub>I</sub> = 0			-5			-5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V						±100	μΑ	
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75				
I <sub>I(hold)</sub>	Data inputs	ACC = 2 A	V <sub>I</sub> = 2 V	-75			-75			μΑ	
·I(IIOIG)	Data iiiputo	V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						500 -750	,	
lozh		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			-5			-5	μΑ	
lozpu		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ	
lozpd		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = $\frac{V_{CC}}{OE}$ = don't care	= 0.5 V to 3 V,			±100*			±100	μА	
		V <sub>CC</sub> = 3.6 V,	Outputs high	0.19			0.19				
lcc		$I_{O} = 0$ ,	Outputs low	1		5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled 0.19		0.19						
Δl <sub>CC</sub> §		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, On}$ Other inputs at $V_{CC}$ or	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND			0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Co		V <sub>O</sub> = 3 V or 0			9			9		pF	
				-							

<sup>\*</sup>On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

# SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS142P - MAY 1992 - REVISED SEPTEMBER 2003


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

			S	SN54LVTH16244A				SN74LVTH16244A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V	V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
tPLH	4	V	1.1	4.4		4.6	1.2	2.3	3.2		3.7	
t <sub>PHL</sub>	Α	Υ	1.1	3.6		3.9	1.2	2	3.2		3.7	ns
<sup>t</sup> PZH	O H	Υ	1.1	4.6		5.4	1.2	2.6	4		5	20
t <sub>PZL</sub>	OE	Y	1.1	5.4		6.2	1.2	2.7	4		5	ns
<sup>t</sup> PHZ	ŌĒ	V	1.6	5.7		6.2	2.2	3.3	4.5		5	
t <sub>PLZ</sub>	OE	Υ	1.2	5		4.7	2	3.1	4.2		4.4	ns
tsk(o)									0.5			ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## WD (R-GDFP-F\*\*)

#### **CERAMIC DUAL FLATPACK**

#### **48 LEADS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

# ZQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



# GQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



## DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated