
SCBS134K - SEPTEMBER 1992 - REVISED JANUARY 2004

- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down To 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



description/ordering information

This octal buffer and line driver is designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVT240A is organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SOIC - DW	Tube	SN74LVT240ADW	11/70404
		Tape and reel	SN74LVT240ADWR	LVT240A
	SOP – NS	Tape and reel	SN74LVT240ANSR	LVT240A
	SSOP – DB	Tape and reel	SN74LVT240ADBR	LX240A
	T000D DW	Tube	SN74LVT240APW	1.70404
	TSSOP – PW	Tape and reel	SN74LVT240APWR	LX240A
	TVSOP – DGV	Tape and reel	SN74LVT240ADGVR	LX240A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCBS134K - SEPTEMBER 1992 - REVISED JANUARY 2004

FUNCTION TABLE (each 4-bit buffer)

INPUTS		OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high-	-impedance	
or power-off state, VO (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high	state, VO (see Note 1)	
Current into any output in the low state, IO		128 mA
Current into any output in the high state, IO (see	e Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Package thermal impedance, θ _{JA} (see Note 3):	DB package	70°C/W
	DGV package	92°C/W
	DW package	58°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stq}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage			3.6	V
VIH	High-level input voltage		2		V
V _{IL}	Low-level input voltage			8.0	V
VI	Input voltage			5.5	V
loн	High-level output current			-32	mA
loL	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		μs/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
VIK	$V_{CC} = 2.7 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V	
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	I _{OH} = -100 μA				V	
VOH	$V_{CC} = 2.7 \text{ V},$	I _{OH} = – 8 mA	2.4					
	V _{CC} = 3 V,	$I_{OH} = -32 \text{ mA}$		2				
	V 0.7.V	I _{OL} = 100 μA				0.2		
	$V_{CC} = 2.7 \text{ V}$	$I_{OL} = 24 \text{ mA}$				0.5		
VOL		I _{OL} = 16 mA				0.4	V	
	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$				0.5		
		$I_{OL} = 64 \text{ mA}$				0.55		
	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	$V_{I} = 5.5 \text{ V}$				10		
	V _{CC} = 3.6 V	$V_I = V_{CC}$ or GND	Control inputs			±1	1.	
11		VI = VCC	Data innuta		1		μΑ	
		V _I = 0	Data inputs			-5		
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				±100	μΑ	
lozh	$V_{CC} = 3.6 \text{ V},$	VO = 3 V				5	μΑ	
I _{OZL}	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$				-5	μΑ	
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = don't care			±100	μΑ	
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = don't care			±100	μΑ	
			Outputs high			0.19		
ICC	$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	$I_{O}=0,$	Outputs low			5	mA	
	1 1 - 100 or our		Outputs disabled			0.19		
Δl _{CC} ‡	$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				0.2	mA	
Ci	V _I = 3 V or 0				4		pF	
Co	V _O = 3 V or 0				7		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡]This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN74LVT240A 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCBS134K – SEPTEMBER 1992 – REVISED JANUARY 2004


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	
tpLH	A	V	1.1	2.2	3.8		4.6	
t _{PHL}		Y	1.3	2.6	4		4.2	ns
^t PZH	ŌĒ	>	1.1	2.6	4.6		5.6	20
tPZL	OE	Y	1.4	2.7	4.4		5	ns
^t PHZ	ŌĒ	V	2	2.9	4.4		4.6	
^t PLZ		Y	1.8	3	4.3		4.3	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated