DBB PACKAGE

SCES093C - FEBRUARY 1997 - REVISED JUNE 1999

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Sub-Micron Process**
- A-Port Outputs Have Equivalent 50- Ω **Series Resistors and B-Port Outputs Have** Equivalent 20- Ω Series Resistors, So No **External Resistors Are Required**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown** Resistors
- Packaged in Thin Very Small-Outline **Package**

NOTE: For order entry:

The DBB package is abbreviated to G.

For tape and reel:


The DBBR package is abbreviated to GR.

description

The SN74ALVCHG162280 is a 16-bit to 32-bit registered bus exchanger. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V_{CC} operation.

The device provides synchronous data exchange between the two ports, A and B. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (SEL) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output-enable (\overline{OE}) and direction-control (DIR) inputs. DIR is registered to synchronize the bus direction changes with the clock.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.



SCES093C - FEBRUARY 1997 - REVISED JUNE 1999

description (continued)

Two mask bits are provided for both data bytes. The data (D) outputs are controlled by $\overline{\text{OE}}$.

The A-port N-channel output transistors are sized at 450 μ m and the P-channel output transistors are sized at 700 μ m. All A-port outputs have equivalent 50- Ω series resistors. The B-port N-channel output transistors are sized at 225 μ m, and the P-channel output transistors are sized at 560 μ m. All B-port outputs have equivalent 20- Ω series resistors.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The switching characteristics are based on 25-pF (A port) and 80-pF (B and D ports) loads, but are tested with the standard 50-pF load.

The SN74ALVCHG162280 is characterized for operation from 0°C to 70°C.



SCES093C - FEBRUARY 1997 - REVISED JUNE 1999

Function Tables

A-TO-B STORAGE (OE = L, DIR = H)

	INPUTS			PUTS
SEL	CLK	Α	1B	2B
Н	X	Х	1B ₀ †	2B ₀ †
L	\uparrow	L	L‡	L
L	\uparrow	Н	н‡	Н

[†]Output level before indicated steady-state input conditions were established

B-TO-A STORAGE (OE = L, DIR = L)

	INPU	JTS		ОИТРИТ
CLK	SEL	1B	2B	Α
1	Н	Х	L	L§
1	Н	Χ	Н	Н§
1	L	L	Χ	L
1	L	Н	X	Н

[§] Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

C-TO-D STORAGE (OE = L)

INPUTS			OUT	PUTS
SEL	CLK	С	1D	2D
Н	Х	Χ	1D ₀ †	2D ₀ †
L	\uparrow	L	L‡	L
L	\uparrow	Н	н‡	Н

[†]Output level before indicated steady-state input conditions were established

OUTPUT ENABLE

	INPUTS			OUTPUTS			
CLK	LK OE DIR		Α	1B, 2B	1D, 2D		
1	Н	Х	Z	Z	Z		
1	L	Н	Z	Active	Active		
1	L	L	Active	Z	Active		




[‡] Two CLK edges are needed to propagate the data.

[‡] Two CLK edges are needed to propagate the data.

SCES093C - FEBRUARY 1997 - REVISED JUNE 1999


logic diagram, A and B ports (positive logic)





SCES093C - FEBRUARY 1997 - REVISED JUNE 1999

logic diagram, C and D ports (positive logic)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	V _{CC} + 0.5 V
I/O ports (see Notes 1 and 2)	$V_{CC} + 0.5 V$
Output voltage range, VO (see Notes 1 and 2)	V _{CC} + 0.5 V
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Package thermal impedance, θ _{JA} (see Note 3)	106°C/W
Storage temperature range, T _{stg} 6	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES093C - FEBRUARY 1997 - REVISED JUNE 1999

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage			V
VIH	High-level input voltage V _{CC} = 3 V to 3.6 V	2		V
VIL	Low-level input voltage V _{CC} = 3 V to 3.6 V		0.8	V
٧ _I	V _I Input voltage			V
Vo	V _O Output voltage			V
lau	High-level output current A to B V _{CC} = 3 V		8	mA
ЮН	B to A V _{CC} = 3 V		6	ША
lo	Low-level output current A to B VCC = 3 V		8	mA
lOL	B to A V _{CC} = 3 V		6	IIIA
Δt/Δν	$\Delta t/\Delta v$ Input transition rise or fall rate			ns/V
T _A	T _A Operating free-air temperature			°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$	3 V to 3.6 V	V _{CC} -0.2	2			
Vон	A to B	$I_{OH} = -8 \text{ mA}$	3 V	2			V	
	B to A	$I_{OH} = -6 \text{ mA}$		2				
		I _{OL} = 100 μA	3 V to 3.6 V			0.2		
VOL	A to B	I _{OL} = 8 mA	3 V			0.8	V	
	B to A	I _{OL} = 6 mA	3 V			0.8		
II		V _I = V _{CC} or GND	3.6 V			±5	μΑ	
		V _I = 0.8 V	3 V	75				
I _I (hold)		V _I = 2 V	3 V	-75			μΑ	
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
l _{OZ} §		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ	
∆lcc		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
Cı	Control inputs	Vi – Vog er CND	3.3 V		4			
Ci	C port	V _I = V _{CC} or GND	3.3 V		8.5		pF	
Co	D port	$V_O = V_{CC}$ or GND	3.3 V		7		pF	
Cio	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8.5	·	pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] For I/O ports, the parameter IOZ includes the input leakage current.

SCES093C - FEBRUARY 1997 - REVISED JUNE 1999


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	
fclock	Clock frequency			160	MHz
t _W	Pulse duration, CLK high or low		2.3		ns
		A data before CLK↑	1.4		
	B data before CLK↑ Setup time, high or low C data before CLK↑	2			
t _{su}		1.3		ns	
		DIR before CLK↑	2	2	
		SEL before CLK↑	2		
		A data after CLK↑	0.3		
		B data after CLK↑	0.3		
th	Hold time, high or low	C data after CLK↑	0.3		ns
	DIR after CLK↑	0.3		1 1	
		SEL after CLK↑	0.3		

switching characteristics over recommended operating free-air temperature range, $C_L = 25 \text{ pF}$ (A port), 80 pF (B and D ports) (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	
f _{max}			160		MHz
		А	1.5	5	
^t pd	CLK	В	1.5	1.5 7.4 1.5 7.2 1.5 6.2 1.5 9.4	ns
		D	1.5	7.2	
	CLK	А	1.5	6.2	
	CLK	В	1.5	9.4	
^t en		А	1.5	6	ns
	ŌE	В	1.5	9.5	
		D	1.5		
	CLK	A	1.5	6.4	
	CLK	В	1.5	7.8	
^t dis		А	1.5	5	ns
	ŌĒ	В	1.5	7.6	
		D	1.5	6.7	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The output is measured with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



DBB (R-PDSO-G**)

80 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC: 80 Pin - MO-153 Variation FF

100 Pin - MO-194 Variation BB

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated