

CMOS 256K (32K x 8) UV EPROM and OTP ROM

- VERY FAST ACCESS TIME: 80ns
- COMPATIBLE WITH HIGH SPEED MICRO-PROCESSORS, ZERO WAIT STATE
- LOW POWER "CMOS" CONSUMPTION:
 - Active Current 30 mA
 - Standby Current 100 μA
- PROGRAMMING VOLTAGE: 12.75V
- ELECTRONIC SIGNATURE FOR AUTOMATED PROGRAMMING
- PROGRAMMING TIMES OF AROUND 3sec. (PRESTO II ALGORITHM)

DESCRIPTION

The M27C256B is a high speed 262,144 bit UV erasable and electrically programmable memory EPROM ideally suited for microprocessor systems. It is organized as 32,768 by 8 bits.

The 28 pin Window Ceramic Frit-Seal Dual-in-Line package has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C256B is offered in Plastic Dual-in-Line, Plastic Leaded Chip Carrier, Plastic Small Outline and Plastic Thin Small Outline packages.

Table 1. Signal Names

A0 - A14	Address Inputs
Q0 - Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
V _{PP}	Program Supply
Vcc	Supply Voltage
Vss	Ground




Figure 1. Logic Diagram




Table 2. Absoulte Maximum Ratings

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature grade 1 grade 3 grade 6 grade 7		0 to 70 -40 to 125 -40 to 85 -40 to 105	°C
T _{BIAS}	Temperature Under Bias		-50 to 125	°C
T _{STG}	Storage Temperature		-65 to 150	°C
V _{IO}	Input or Output Voltages		-0.6 to 7	V
Vcc	Supply Voltage		-0.6 to 7	V
V _{A9}	A9 Voltage		-0.6 to 13.5	٧
V _{PP}	Program Supply		-0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections






Figure 2C. LCC Pin Connections



Warning: NC = No Connection, DU = Dont't Use.

Figure 2D. PTSO Pin Connections



DEVICE OPERATION

The modes of operation of the M27C256B are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for VPP and 12V on A9 for Electronic Signature.

Read Mode

The M27C256B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (tavov) is equal to the delay from \overline{E} to output (telov). Data is available at the output after delay of talloy from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least tavov-tallov.

Standby Mode

The M27C256B has a standby mode which reduces the active current from 30 mA to $100\mu\text{A}$ (or $200\mu\text{A}$, see Read Mode DC Characteristics Table for details). The M27C256B is placed in the standby mode by applying a CMOS high signal to the $\bar{\text{E}}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\bar{\text{G}}$ input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple

memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Considerations

The power switching characteristics of Advance CMOS EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of this transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1µF ceramic capacitor be used on every device between Vcc and Vss. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used

Table 3. Operating Modes

Mode	E	G	A9	V PP	Q0 - Q7
Read	VIL	VIL	х	Vcc	Data Out
Output Disable	V _{1L}	V _{IH}	Х	Vcc	Hi-Z
Program	V _{IL} Pulse	V _{IH}	X	V _{PP}	Data In
Verify	V _{IH}	V _{IL}	х	V _{PP}	Data Out
Program Inhibit	V _{IH}	V _{IH}	Х	V _{PP}	Hi-Z
Standby	VIH	×	Х	Vcc	Hi-Z
Electronic Signature	ViL	VIL	V _{ID}	Vcc	Codes

Notes: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	0	0	1	1	0	1	8Dh

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times

≤ 20ns

Input Pulse Voltages

0.4V to 2.4V

Input and Output Timing Ref. Voltages

0.8V to 2.0V

Note that Output Hi-Z is defined as the point where data is no longer driven.




Figure 4. AC Testing Load Circuit




Table 5. Capacitance (T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		6	pF
Cour	Output Capacitance	V _{OUT} = 0V		12	pF

Note: This parameter is sampled only and not tested 100%.

Table 6. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 105^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μА
ILO	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μА
Icc	Supply Current	E = V _{IL} , G = V _{IL}		30	mA
l _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC2} ⁽²⁾	Supply Current (Standby) CMOS	E > V _{CC} - 0.2V		100	μА
lpp	Program Current	V _{PP} = V _{CC}		100	μА
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2	V _{CC} + 1	V
Vol	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
VoH	Output High Voltage TTL	I _{OH} = -1mA	3.6		V
- 00	Output High Voltage CMOS	l _{OH} = -100μA	V _{CC} - 0.7V		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

2. For speeds -80, -90 and Option "L" only. For other types the maximum Iccz is 200µÅ.

Table 7A. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 105^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$

					M27C256B								
Symbol	Alt Parameter	Test Condition	-80		-90		-10		-12		Unit		
				Min	Max	Min	Max	Min	Max	Min	Max		
tavov	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		80		90		100		120	ns	
t _{ELQV}	tce	Chip Enable Low to Output Valid	G = V _{IL}		80		90		100		120	ns	
tGLQV	toE	Output Enable Low to Output Valid	E = V _{IL}		40		40		50		60	ns	
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	0	40	ns	
t _{GHQZ} (2)	tor	Output Enable High to Output Hi-Z	Ē = V _{IL}	0	30	0	30	0	30	0	40	ns	
taxqx	tон	Address Transition to Output Transition	$\overline{E} = V_{1L}, \overline{G} = V_{1L}$	0		0		0		0		ns	

Table 7B. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C}, -40 \text{ to } 105^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$

		Alt Parameter		M27C256B						
Symbol	Alt		Test Condition	-15		-20		-25		Unit
				Min	Max	Min	Max	Min	Max	
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		150		200		250	ns
telav	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200		250	ns
tGLQV	toE	Output Enable Low to Output Valid	E = VIL		65		70		100	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	G = V _{IL}	0	50	0	60	0	60	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	50	0	60	0	60	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

2. This parameter is sampled only and not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 8. Programming Mode DC Characteristics ⁽¹⁾ $(T_A = 25 \,^{\circ}\text{C}; \, V_{CC} = 6.25\text{V} \pm 0.25\text{V}; \, V_{PP} = 12.75\text{V} \pm 0.25\text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
161	Input Leakage Current	$V_{IL} \le V_{IN} \le V_{IH}$		±10	μΑ
lcc	Supply Current			50	mA
lpp	Program Current	E = V _{IL}		50	mA
VIL	Input Low Voltage		-0.3	0.8	٧
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
Vol	Output Low Voltage	I _{OL} = 2.1mA		0.4	٧
V _{OH}	Output High Voltage TTL	I _{OH} = -1mA	3.6		٧
V _{ID}	A9 Voltage		11.5	12.5	٧

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 9. Programming Mode AC Characteristics ⁽¹⁾ $(T_A = 25 \,^{\circ}\text{C}; V_{CC} = 6.25\text{V} \pm 0.25\text{V}; V_{PP} = 12.75\text{V} \pm 0.25\text{V})$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
tavel	tas	Address Valid to Chip Enable Low		2		μs
t _{QVEL}	tos	Input Valid to Chip Enable Low	<u> </u>	2		μs
tvphel	tvps	V _{PP} High to Chip Enable Low		2		μs
tvcheL	tvcs	V _{CC} High to Chip Enable Low		2		μs
teleh	t _{PW}	Chip Enable Program Pulse Width		95	105	μs
tehax	t _{DH}	Chip Enable High to Input Transition	***	2		μs
taxaL	toes	Input Transition to Output Enable Low		2		μs
tGLQV	toE	Output Enable Low to Output Valid			100	ns
tанаz	topp	Output Enable High to Output Hi-Z		0	130	ns
t _{GHAX}	tah	Output Enable High to Address Transition		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

DEVICE OPERATION (cont'd)

between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C256B are in the "1" state. Data is introduced by selectively program-

ming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27C256B is in the programming mode when V_{PP} input is at 12.75 V, and \bar{E} is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25 V \pm 0.25 V.





Figure 6. Programming and Verify Modes AC Waveforms

Figure 7. Programming Flowchart



PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows to program the whole array with a guaranteed margin, in a typical time of less than 3 seconds. Programming with PRESTO II involves the application of a sequence of 100µs program pulses to each byte until a correct verify occurs. During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27C256Bs in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27C256B may be common. A TTL low level pulse applied to a M27C256B's \overline{E} input, with VPP at 12.75 V, will program that M27C256Bs high level \overline{E} input inhibits the other M27C256Bs from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{IL} , \overline{E} at V_{IH} , V_{PP} at 12.75V and V_{CC} at 6.25V.

Electronic Signature


The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C256B. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C256B, with $V_{CC} = V_{PP} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0=V_{IL}) represents the manufacturer code and byte 1 (A0=V_{IH}) the device identifier code. For the SGS-THOMSON M27C256B, these two identifier bytes are given here below, and can be read-out on outputs Q0 to Q7.

ERASURE OPERATION (applies for UV EPROM)

The erasure characteristics of the M27C256B is such that erasure begins when the cells are ex-

posed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C256B in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C256B is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C256B window to prevent unintentional erasure. The recommended erasure procedure for the M27C256B is exposure to short wave ultraviolet light which has wavelength 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 μW/cm² power rating. The M27C256B should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ORDERING INFORMATION



For a list of available options of Speed, V_{CC} Tolerance, Package and Temperature Range refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated. For further information on any aspect of this device, please contact our Sales Office nearest to you.