




3-STATE HEX BUFFERS


DESCRIPTION

These devices are high-speed Hex Buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW.


When the output Enable input (E) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedence state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices. whose outputs are tied together, are disigned so there is no overlap.



PIN CONNECTION (top view) DUAL IN LINE



CHIP CARRIER





TRUTH TABLES

LS365A

	INPUTS		OUTPUT		
Ē ₁	E ₂	D	OUTPUT		
L	L	L	L		
L	L	н	н		
н	х	х	(Z)		
х	н	х	(Z)		

LS366A

	INPUTS	OUTPUT			
Ē ₁	Ē₂	D	001701		
L	L	L	H		
L	L	н	L		
н	х	Х	(Z)		
x	н	х	(Z)		

LS367A

INP	UTS	ОИТРИТ
Ē	D	001701
L	L	L
L	н	н
н	×	(Z)

LS368A

INPUTS		OUTPUT			
Ē	D	OUTPUT			
L	L	Н			
L	н	L ,			
Н	х	(Z)			

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit V	
V _{CC}	Supply Voltage	-0.5 to 7		
VI	Input Voltage, Applied to Input	- 0.5 to 15	V	
Vo	Output Voltage, Applied to Output	0 to 10		
Ι _Ι	Input Current, Into Inputs	- 30 to 5	mA	
IO Output Current, Into Outputs		50	mA	

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part North and		Supply Voltage	Tomporatura		
Part Numbers	Min	Тур	Max	Temperature	
T54LS365A/366A/367A/368AD2	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
T74LS365A/366A/367A/368AXX	4.75 V	5.0 V	5.25 V	0°C to +70°C	

XX = package type.



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

	Parameter Input HIGH Voltage Input LOW Voltage 54 74		Limits			Test Conditions		Units
Symbol			Min.	Тур. Мах.			Units	
V _{IH}			2.0			Guaranteed input HIGH Voltage for all Inputs Guaranteed input LOW Voltage for all Inputs		V
V _{IL}					0.7			
V _{CD}	Input Clamp Diode			-0.65	- 1.5	V _{CC} = MIN,I _{IN} = - 18mA		V
V _{OH}	Output HIGH Voltag	e 54	2.4	3.4		I _{OH} = - 1.0mA	$V_{CC} = MIN, V_{IN} = V_{IH}$ or	
		74	2.4	3.1		$I_{OH} = -2.6 \text{mA}$	V _{IL} per Truth Table	V
V _{OL}	Output LOW Voltage	e 54,74		0.25	0.4	I _{OL} = 12mA	$V_{CC} = MIN, V_{IN} = V_{IH}$ or	v
_		74		0.35	0.5	I _{OL} = 24mA	V _{IL} per Truth Table	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
lozh	Output Off Current HIGH				20	$V_{CC} = MAX$, $V_{OUT} = 2.7V$, $V_{\overline{E}} = 2.0V$		μA
lozL	Output Off Current LOW				- 20	$V_{CC} = MAX$, $V_{OUT} = 0.4V$, $V_{\overline{E}} = 2.0V$		μA
l _{IH}	Input HIGH Current				20 0.1	$V_{CC} = MAX$, $V_{IN} = 2.7V$ $V_{CC} = MAX$, $V_{IN} = 7.0V$		μΑ
IIL	IL Input LOW Current				- 20	V _{CC} = MAX, \ Either E Inpu		μΑ
'					-0.4	V _{CC} = MAX, \ Both E Inputs		mA
	E Inputs				-0.4			mA
los	Output Short Circuit Current (Note 2)		- 40		- 225	V _{CC} = MAX, V _{OUT} = 0V		mA
lcc	Power Supply Current LS365A/367A LS366A/368A			13.5	24	$V_{CC} = MAX, V_{IN} = 0V, V_{\overline{E}} = 4.5V$		mA
				11.8	21			

Notes:

AC CHARACTERISTICS: TA = 25°C

Symbol		Limits							
	Parameter	LS365A/367A			LS366A/368A			Test Conditions	Units
		Min.	Тур.	Max.	Min.	Тур.	Max.		
t _{PLH}	Propagation Delay,		10 9.0	16 22		7.0 12	15 18	V _{CC} = 5.0V C _L = 45pF	ns
t _{PLH}	Output Enable Time		19 24	35 40		18 28	35 45	R _L 667Ω	ns
t _{PLH}	Output Disable Time			30 35			32 35	V _{CC} = 5.0V C _L = 5.0pF	ns


¹⁾ For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating conditions for the device type.


²⁾ Not more than one output should be shorted at a time.

³⁾ Typical values are at V_{CC} = 5.0V, T_A = 25°C





AC WAVEFORMS







14-LEAD PLASTIC DIP







14-LEAD CERAMIC DIP





16-LEAD PLASTIC DIP







0606


A-13

581





16-LEAD CERAMIC DIP







20-LEAD PLASTIC DIP





20-LEAD CERAMIC DIP






0607


A-14

582





24-LEAD PLASTIC DIP






24-LEAD CERAMIC DIP





CHIP CARRIER 20 LEAD PLASTIC





0608 B-01

583

S C Z-THOMZON

07E D 7929237 0016418 1


Packages


67C 16547

D


T-90-20


14-LEAD PLASTIC DIP MICROPACKAGE





16-LEAD PLASTIC DIP MICROPACKAGE





NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages.

The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic

D

- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propogation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

