

## 28C64

# Timer E<sup>2</sup>


## 64K Electrically Erasable PROM

July 1991

#### Features

- Military, Extended and Commercial Temperature Range
  - -55°C to +125°C Operation (Military)
  - -40°C to +85°C Operation (Extended)
  - 0°C to +70°C Operation (Commercial)
- **CMOS Technology**
- Low Power
  - 50 mA Active
  - 200 μA Standby
- Page Write Mode
  - 64 Byte Page
  - · 160 us Average Byte Write Time
- **■** Byte Write Mode
- Write Cycle Completion Indication
  - DATA Polling
- On-Chip Timer
  - · Automatic Erase Before Write
- High Endurance
  - 10,000 Cycles/Byte Minimum
  - 10 Year Data Retention

### **Block Diagram**



Q Cell is a trademark of SEEQ Technology, Inc.

### ■ Power Up/Down Protection Circuitry

- 200 ns Maximum Access Time
- JEDEC Approved Byte Wide Pinout
- MIL 883 Class B Complaint MIL SMD 5962 Complaint

### Description

SEEQ's 28C64 is a CMOS 5V only, 8K x 8 Electrically Erasable Programmable Read Only Memory (EEPROM). It is manufactured using SEEQ's advanced 1.25 micron

### Pin Configuation

DUAL-IN-LII TOP VIEW		LEADLESS CHIP CARRIER TOP VIEW
NC   1   1   1   2   2   3   7   1   3   4   4   4   4   5   6   6   7   7   8   7   7   8   7   7   8   7   7	28 VCC 27 WE 26 NC 25 A <sub>8</sub> 26 A <sub>9</sub> 27 A <sub>11</sub> 22 OE 21 A <sub>10</sub> 20 OE 17 VO <sub>5</sub> 16 VO <sub>4</sub> 15 VO <sub>3</sub>	NDEX

Note: The PLCC has the same pin configuration as the LCC except pins 1 and 17 are don't connects.

#### Pin Names

A <sub>o</sub> -A <sub>s</sub>	ADDRESSES—COLUMN
A <sub>6</sub> -A <sub>12</sub>	ADDRESSESROW
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
WE	WRITE ENABLE
I/O <sub>0-7</sub>	DATA INPUT (WRITE)/DATA OUTPUT (READ)
NC	NO CONNECTION



CMOS Process and is available in most Thru Hole and Surface Mount Package options as listed under "Ordering Information." The 28C64 is ideal for applications which require low power consumption, non-volatility and in system reprogrammability. The endurance, the number of times a byte can be written, is specified at 10,000 cycles per byte and, is typically 1,000,000 cycles per byte. The extraordinary high endurance was accomplished using SEEQ's proprietary oxynitride EEPROM process and it's innovative Q Cell<sup>TM</sup> design. System reliability, in all applications, is higher because of the low failure rate of the Q Cell.

The 28C64 has an internal timer which automatically times out the write time. The on-chip timer, along with input latches free the microprocessor for other tasks while the part is busy writing. The 28C64's write cycle time is 10 ms. An automatic erase is performed before a write. The DATA polling feature of the 28C64 can be used to determine the end of a write cycle. Once the write cycle has been completed, data can be read in a maximum of 200 ns. Data retention is specified for 10 years.

## Device Operation Operational Modes

There are five operational modes (see Table 1) and, except for the chip erase mode, only TTL inputs are required. A Write can only be initiated under the conditions shown. Any other conditions for  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{WE}$  will inhibit writing and the I/O lines will either be in a high impedance state or have data, depending on the state of aforementioned three input lines.

### Mode Selection

Mode	CE	ŌĒ	WE	1/0
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>out</sub>
Standby	V <sub>IH</sub>	Х	Х	High Z
Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Write Inhibit	X	V <sub>IL</sub>	X V <sub>IH</sub>	High Z/D <sub>out</sub> High Z/D <sub>out</sub>
Chip Erase	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	X

X: Any TTL level V<sub>H</sub>: High Voltage

#### Reads

A read is accomplished by presenting the address of the desired byte to the address inputs. Once the address is stable,  $\overline{CE}$  is brought to a TTL low in order to enable the chip. The  $\overline{WE}$  pin must be at a TTL high during the entire

read cycle. The output drivers are made active by bringing Output Enable (OE) to a TTL low. During read, the address, CE, OE, and I/O latches are transparent.

#### Writes

To write into a particular location, the address must be valid and a TTL low applied to the Write Enable ( $\overline{WE}$ ) pin of a selected ( $\overline{CE}$  low) device. This combined with Output Enable ( $\overline{OE}$ ) being high, initiates a write cycle. During a write cycle, all inputs except data are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurred last. Write enable needs to be at a TTL low only for the specified  $t_{wp}$  time. Data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ whichever occurred first. An automatic erase is performed before data is written.

### Write Cycle Control Pins

For system design simplification, the 28C64 is designed such that either the  $\overline{CE}$  or  $\overline{WE}$  pin can be used to initiate a write cycle. The device uses the latest high-to-low transition of either  $\overline{CE}$  or  $\overline{WE}$  signal to latch addresses and the earliest low-to-high transition to latch the data. Address and  $\overline{OE}$  setup and hold are with respect to the later of  $\overline{CE}$  or  $\overline{WE}$ ; data setup and hold is with respect to the earlier of  $\overline{WE}$  or  $\overline{CE}$ .

To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this data sheet. Timing diagrams of both write cycles are included in the AC Characteristics.

#### Write Mode

One to 64 bytes of data can be randomly loaded into the page. The part latches row addresses, A6-A12, during the first byte write. These addresses are latched on the falling edge of the WE signal and are ignored after that until the end of the write cycle. This will eliminate any false write into another page if different row addresses are applied and the page boundary is crossed.

The column addresses, A0-A5, which are used to select different locations of the page, are latched every time a new write is initiated. These addresses and the OE state (high) are latched on the falling edge of WE signal. For proper write initiation and latching, the WE pin has to stay low for a minimum of  $t_{WP}$  ns. Data is latched on the rising edge of WE, allowing easy microprocessor interface.

Upon a low to high WE transition, the 28C64 latches data and starts the internal page load timer, The timer is reset on the falling edge of the WE signal if another write is initiated before the timer has timed out. The timer stays



reset while the WE pin is kept low. If no additional write cycles have been initiated within t<sub>BLC</sub> after the last WE low to high transition, the part terminates the page load cycle and starts the internal write. During this time which takes a maximum of 10 ms, the device ignores any additional write attempts. The part can be read to determine the end of write cycle (DATA polling).

### Extended Page Load

In order to take advantage of the page mode's faster average byte write time, data must be loaded at the page load cycle time ( $t_{\rm BLC}$ ). Since some applications may not be able to sustain transfers at this minimum rate, the 28C64 permits an extended page load cycle. To do this, the write cycle must be "stretched" by maintaining  $\overline{\rm WE}$  low, assuming a write enable-controlled cycle, and leaving all other control inputs ( $\overline{\rm CE}$ ,  $\overline{\rm OE}$ ) in the proper page load cycle state. Since the page load timer is reset on the falling edge of  $\overline{\rm WE}$ , keeping this signal low will not start the page load timer. When  $\overline{\rm WE}$  returns high, the input data is latched and the page load cycle timer begins. In  $\overline{\rm CE}$  controlled write the same is true, with  $\overline{\rm CE}$  holding the timer reset instead of  $\overline{\rm WE}$ .

### DATA Polling

The 28C64 has a maximum write cycle time of 10 ms. Typically though, a write will be completed in less than the specified maximum cycle time. DATA polling is a method of minimizing write times by determining the actual endpoint of a write cycle. If a read is performed to any address while the 28C64 is still writing, the device will present the ones-complement of the last byte written. When the

28C64 has completed its write cycle, a read from the last address written will result in valid data. Thus, software can simply read from the part until the last data byte written is read correctly.

A DATA polling read can occur immediately after a byte is loaded into a page, prior to the initation of the internal write cycle. DATA polling attempted during the middle of a page load cycle will present a ones complement of the most recent data byte loaded into the page. Timing for a DATA polling read is the same as a normal read.

### Chip Erase

Certain applications may require all bytes to be erased simultaneously. This feature, which requires high voltage, is optional and timing specifications are available from SEEO.

### Power Up/Down Considerations

There is internal circuitry to minimize a false write during power up or power down. This circuitry prevents writing under any one of the following conditions.

- 1. V<sub>cc</sub> is less than V<sub>w</sub>V.
- A high to low Write Enable (WE) transition has not occurred when the V<sub>cc</sub> supply is between V<sub>m</sub>V and V<sub>cc</sub> with CE low and OE high.

Writing will also be inhibited when WE, CE, or OE are in TTL logical states other than that specified for a write in the Mode Selection table.



### Absolute Maximum Stress Ratings\*

Temperature	
Storage	65°C to +150°C
Under Bias	
Military/Extended 1	emperature65°C to +135°C
Commercial Tempe	erature10°C to +80°C
D.C. Voltage applied to	all Inputs or Outputs
with respect to ground	+6.0 V to -0.5 V
Undershoot pulse of less	s than 10 ns (measured at
50% point) applied to a	all inputs or outputs
with respect to ground	'1.0 V

Overshoot pulse of less than 10 ns (measured at	
50% point )applied to all inputs or outputs	
with respect to ground+;	7.0 V

\*COMMENT: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Recommended Operating Conditions**

		28C64-200	28C64-250	28C64-300	28C64-350
Temperature	Commercial	0°C to +70°	0°C to +70°	0°C to +70°	0°C to +70°
Range	Extended	-40°C to +85°C	-40°C to +85°C	-40°C to +85°C	-40°C to +85°C
	Military	-55°C to +125°C	-55°C to +125°C	-55°C to +125°C	-55°C to +125°C
V <sub>cc</sub> Supply Volt	age	5V±10%	5V±10%	5V±10%	5V±10%

### **Endurance and Data Retention**

Symbol	Parameter	Value	Units	Condition		
N	Minimum Endurance	10,000	Cycles/Byte	MIL-STD 883 Test Method 1033		
T <sub>DR</sub>	Data Retention	>10	Years	MIL-STD 883 Test Method 1008		



## **DC Characteristics** (Over operating temperature and V<sub>cc</sub> range, unless otherwise specified)

		Lim	its		
Symbol	Parameter	Min.	Max.	Units	Test Condition
I <sub>cc</sub>	Active V <sub>cc</sub> Current				
	Mil./Extended		60	mA	CE = OE =V <sub>IL</sub> : All I/O Open; Other Inputs = V <sub>CC</sub> Max; Max read or write cycle time
	Commercial		50	mA	CE = OE =V <sub>IL</sub> : All I/O Open; Other Inputs = V <sub>CC</sub> Max; Max read or write cycle time
l <sub>sB1</sub>	Standby V <sub>cc</sub> Current (TTL Inputs)		2	mA	CE = V <sub>IH</sub> , OE = V <sub>IL</sub> ; All I/O Open; Other Inputs = Any TTL Level
I <sub>SB2</sub>	Standby V <sub>cc</sub> Current (CMOS Inputs)				
	Mil./Extended		250	μА	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3$ Other Inputs = $\text{V}_{\text{IL}}$ to $\text{V}_{\text{IH}}$ All I/O Open
	Commercial		200	μА	CE = V <sub>cc</sub> -0.3 Other Inputs = V <sub>IL</sub> to V <sub>IH</sub> All I/O Open
[2]	Input Leakage Current		1	μА	V <sub>IN</sub> = V <sub>cc</sub> Max.
l <sub>oL</sub>	Output Leakage Current		10	μΑ	V <sub>out</sub> = V <sub>cc</sub> Max.
V <sub>IL</sub>	Input Low Voltage	-0.3	0.8	٧	
V <sub>IH</sub>	Input High Voltage	2.0	6	٧	
V <sub>oL</sub>	Output Low Voltage		0.45	٧	l <sub>oL</sub> = 2.1 mA
V <sub>oн</sub>	Output High Voltage	2.4		٧	I <sub>OH</sub> = -400 μA
V <sub>WI</sub> [t]	Write Inhibit Voltage	3.8		V	

### Notes:

Characterized. Not tested.
 Inputs only. Does not include I/O.



### Capacitance [1] TA = 25°C, f = 1 MHz

Symbol	Parameter	Max	Conditions
C <sub>IN</sub>	Input Capacitance	6 pF	V <sub>IN</sub> = OV
C <sub>out</sub>	Data (I/O) Capacitance	12 pF	V <sub>I/O</sub> = OV

### A.C. Test Conditions


Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF Input Rise and Fall Times: < 10 ns Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: Inputs 0.8 V and 2 V Outputs 0.8 V and 2 V

### AC Characteristics

Read Operation (Over operating temperature and  $V_{\rm cc}$  Range, unless otherwise specified)

		Limits									
		28C64-200		28C64-250		28C64-300		28C6	4-350	1	Test
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions
t <sub>RC</sub>	Read Cycle Time	200		250		300		350		ns	CE = OE =V,
t <sub>ce</sub>	Chip Enable Access Time		200		250		300		350	ns	OE = V,
t	Address Access Time		200		250		300		350	ns	CE = OE = V,
toE	Output Enable Access Time		80		90		90		90	ns	CE = V <sub>#</sub>
t <sub>DF</sub>	Output or Chip Enable High to output not being driven	0	60	0	60	0	80	0	80	ns	CE = V <sub>IL</sub>
t <sub>oн</sub>	Output Hold from Address Change, Chip Enable, or Output Enable, whichever occurs first	0		0		0		0		ns	CE = OE = V <sub>IL</sub>

## Read/Data Polling Cycle Time



#### NOTES:

1. This parameter is measured only for the initial qualification and after process or design changes which may affect capacitance.



### AC Characteristics


Write Operation (Over the operating temperature and  $V_{cc}$  range, unless otherwise specified)

		Limits								
		28C64-200		28C64-250		28C64-300		28C64-350		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>wc</sub>	Write Cycle Time		10		10		10		10	ms
t <sub>as</sub>	Address Set-up Time	10		10		10		10		ns
t <sub>ah</sub>	Address Hold Time (see note 1)	150		150		150		150		ns
t <sub>cs</sub>	Write Set-up Time	0		0		0		0		ns
t <sub>cн</sub>	Write Hold Time	0		0		0	Ì	0		ns
t <sub>cw</sub>	CE Pulse Width (note 2)	150		150		150		150	····	ns
t <sub>oes</sub>	OE High Set-up Time	10		10		10		10		ns
t <sub>oeh</sub>	OE High Hold Time	10		10		10		10		ns
t <sub>wp</sub>	WE Pulse Width (note 2)	150		150		150		150		ns
t <sub>os</sub>	Data Set-up Time	50		50		50		50		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		ns
t <sub>BLC</sub>	Byte Load Timer Cycle (Page Mode Only see note 3)									
	Military/Extended	0.2	200	0.2	200	0.2	200	0.2	200	μs
	Commercial	0.2	300	0.2	300	0.2	300	0.2	300	μs
t <sub>LP</sub>	Last Byte Loaded to DATA Polling		200		200		200		200	ns

### Write Timing

### WE CONTROLLED WRITE CYCLE

### **CE CONTROLLED WRITE CYCLE**




- 1 Address hold time is with respect to the falling edge of the control signal WE or CE.
- 2. WE and CE are noise protected. Less than a 20 nsec write pulse will not activate a write cycle.

  3. t<sub>a.c.</sub> min. is the minimum time before the next byte can be loaded. t<sub>a.c.</sub> max. is the minimum time the byte load timer waits before initiating internal write cycle.



### Page Write Timing



### Ordering Information

