

74LVT16244B; 74LVTH16244B

3.3 V 16-bit buffer/driver; 3-state

Rev. 05 — 21 March 2006

Product data sheet

1. General description

The 74LVT16244B; 74LVTH16244B is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is a 16-bit buffer and line driver featuring non-inverting 3-state bus outputs. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

2. Features

- 16-bit bus interface
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Power-up 3-state
- Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- Latch-up protection:
 - ◆ JESD78: exceeds 500 mA
- ESD protection:
 - ◆ MIL STD 833 method 3015: exceeds 2000 V
 - ◆ Machine model: exceeds 200 V

3. Quick reference data

Table 1. Quick reference data

GND = 0 V; T_{amb} = 25 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{PLH}	LOW-to-HIGH propagation delay nAn to nYn	C _L = 50 pF; V _{CC} = 3.3 V	-	1.8	-	ns
t _{PHL}	HIGH-to-LOW propagation delay nAn to nYn	C _L = 50 pF; V _{CC} = 3.3 V	-	1.7	-	ns
C _i	input capacitance	V _I = 0 V or 3.0 V	-	3	-	pF
C _o	output capacitance	outputs disabled; V _O = 0 V or 3.0 V	-	9	-	pF
I _{CC}	quiescent supply current	outputs disabled; V _{CC} = 3.6 V; I _O = 0 A; V _I = GND or V _{CC}	-	70	-	µA


PHILIPS

4. Ordering information

Table 2. Ordering information


Type number	Package	Temperature range	Name	Description	Version
74LVT16244BDL		-40 °C to +85 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm	SOT370-1
74LVT16244BDGG		-40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1
74LVT16244BEV		-40 °C to +85 °C	VFBGA56	plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 × 7 × 0.65 mm	SOT702-1
74LVTH16244BDL		-40 °C to +85 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm	SOT370-1
74LVTH16244BDGG		-40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1

5. Functional diagram



Pin numbers are shown for SSOP and TSSOP packages only.

Fig 1. Logic symbol




Pin numbers are shown for SSOP and TSSOP packages only.

Fig 2. IEC logic symbol

6. Pinning information

6.1 Pinning

74LVT16244B 74LVTH16244B		74LVT16244B																																																																																																																																																													
 <p>001aae507</p>		<table border="1"> <tr> <td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td></tr> <tr> <td>1\overline{OE}</td><td>n.c.</td><td>n.c.</td><td>n.c.</td><td>n.c.</td><td>2\overline{OE}</td></tr> <tr> <td>1Y0</td><td>1A0</td><td></td><td></td><td></td><td></td></tr> <tr> <td>1Y1</td><td>1A1</td><td></td><td></td><td></td><td></td></tr> <tr> <td>GND</td><td>GND</td><td></td><td></td><td></td><td></td></tr> <tr> <td>1Y2</td><td>1A2</td><td></td><td></td><td></td><td></td></tr> <tr> <td>1Y3</td><td>1A3</td><td></td><td></td><td></td><td></td></tr> <tr> <td>V_{CC}</td><td>V_{CC}</td><td></td><td></td><td></td><td></td></tr> <tr> <td>2Y0</td><td>2A0</td><td></td><td></td><td></td><td></td></tr> <tr> <td>2Y1</td><td>2A1</td><td></td><td></td><td></td><td></td></tr> <tr> <td>GND</td><td>GND</td><td></td><td></td><td></td><td></td></tr> <tr> <td>2Y2</td><td>2A2</td><td></td><td></td><td></td><td></td></tr> <tr> <td>2Y3</td><td>2A3</td><td></td><td></td><td></td><td></td></tr> <tr> <td>3Y0</td><td>3A0</td><td></td><td></td><td></td><td></td></tr> <tr> <td>3Y1</td><td>3A1</td><td></td><td></td><td></td><td></td></tr> <tr> <td>GND</td><td>GND</td><td></td><td></td><td></td><td></td></tr> <tr> <td>3Y2</td><td>3A2</td><td></td><td></td><td></td><td></td></tr> <tr> <td>3Y3</td><td>3A3</td><td></td><td></td><td></td><td></td></tr> <tr> <td>V_{CC}</td><td>V_{CC}</td><td></td><td></td><td></td><td></td></tr> <tr> <td>4Y0</td><td>4A0</td><td></td><td></td><td></td><td></td></tr> <tr> <td>4Y1</td><td>4A1</td><td></td><td></td><td></td><td></td></tr> <tr> <td>GND</td><td>GND</td><td></td><td></td><td></td><td></td></tr> <tr> <td>4Y2</td><td>4A2</td><td></td><td></td><td></td><td></td></tr> <tr> <td>4Y3</td><td>4A3</td><td></td><td></td><td></td><td></td></tr> <tr> <td>4\overline{OE}</td><td>3\overline{OE}</td><td></td><td></td><td></td><td></td></tr> </table> <p>001aae508</p>								1	2	3	4	5	6	1 \overline{OE}	n.c.	n.c.	n.c.	n.c.	2 \overline{OE}	1Y0	1A0					1Y1	1A1					GND	GND					1Y2	1A2					1Y3	1A3					V _{CC}	V _{CC}					2Y0	2A0					2Y1	2A1					GND	GND					2Y2	2A2					2Y3	2A3					3Y0	3A0					3Y1	3A1					GND	GND					3Y2	3A2					3Y3	3A3					V _{CC}	V _{CC}					4Y0	4A0					4Y1	4A1					GND	GND					4Y2	4A2					4Y3	4A3					4 \overline{OE}	3 \overline{OE}				
1	2	3	4	5	6																																																																																																																																																										
1 \overline{OE}	n.c.	n.c.	n.c.	n.c.	2 \overline{OE}																																																																																																																																																										
1Y0	1A0																																																																																																																																																														
1Y1	1A1																																																																																																																																																														
GND	GND																																																																																																																																																														
1Y2	1A2																																																																																																																																																														
1Y3	1A3																																																																																																																																																														
V _{CC}	V _{CC}																																																																																																																																																														
2Y0	2A0																																																																																																																																																														
2Y1	2A1																																																																																																																																																														
GND	GND																																																																																																																																																														
2Y2	2A2																																																																																																																																																														
2Y3	2A3																																																																																																																																																														
3Y0	3A0																																																																																																																																																														
3Y1	3A1																																																																																																																																																														
GND	GND																																																																																																																																																														
3Y2	3A2																																																																																																																																																														
3Y3	3A3																																																																																																																																																														
V _{CC}	V _{CC}																																																																																																																																																														
4Y0	4A0																																																																																																																																																														
4Y1	4A1																																																																																																																																																														
GND	GND																																																																																																																																																														
4Y2	4A2																																																																																																																																																														
4Y3	4A3																																																																																																																																																														
4 \overline{OE}	3 \overline{OE}																																																																																																																																																														
<p>Fig 3. Pin configuration for SSOP48 and TSSOP48</p>		<p>Transparent top view</p> <p>Fig 4. Pin configuration for VFBGA56</p>																																																																																																																																																													

6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	(T)SSOP48	VFBGA56	
1 \overline{OE}	1	A1	output enable input 1 \overline{OE}
n.c.	-	A2, A3, A4, A5	not connected
1Y0	2	B2	data output 1Y0
1Y1	3	B1	data output 1Y1
GND	4	B3	ground (0 V)
1Y2	5	C2	data output 1Y2
1Y3	6	C1	data output 1Y3
V _{CC}	7	C3	supply voltage
2Y0	8	D2	data output 2Y0

Table 3. Pin description ...*continued*

Symbol	Pin		Description
	(T)SSOP48	VFBGA56	
2Y1	9	D1	data output 2Y1
GND	10	D3	ground (0 V)
2Y2	11	E2	data output 2Y2
2Y3	12	E1	data output 2Y3
3Y0	13	F1	data output 3Y0
3Y1	14	F2	data output 3Y1
GND	15	G3	ground (0 V)
3Y2	16	G1	data output 3Y2
3Y3	17	G2	data output 3Y3
V _{CC}	18	H3	supply voltage
4Y0	19	H1	data output 4Y0
4Y1	20	H2	data output 4Y1
GND	21	J3	ground (0 V)
4Y2	22	J1	data output 4Y2
4Y3	23	J2	data output 4Y3
4OE	24	K1	output enable input 4OE
n.c.	-	K2, K3, K4, K5	not connected
3OE	25	K6	output enable input 3OE
4A3	26	J5	data input 4A3
4A2	27	J6	data input 4A2
GND	28	J4	ground (0 V)
4A1	29	H5	data input 4A1
4A0	30	H6	data input 4A0
V _{CC}	31	H4	supply voltage
3A3	32	G5	data input 3A3
3A2	33	G6	data input 3A2
GND	34	G4	ground (0 V)
3A1	35	F5	data input 3A1
3A0	36	F6	data input 3A0
2A3	37	E6	data input 2A3
2A2	38	E5	data input 2A2
GND	39	D4	ground (0 V)
2A1	40	D6	data input 2A1
2A0	41	D5	data input 2A0
V _{CC}	42	C4	supply voltage
1A3	43	C6	data input 1A3
1A2	44	C5	data input 1A2
GND	45	B4	ground (0 V)

Table 3. Pin description ...*continued*

Symbol	Pin		Description
	(T)SSOP48	VFBGA56	
1A1	46	B6	data input 1A1
1A0	47	B5	data input 1A0
2OE	48	A6	output enable input 2OE

7. Functional description

7.1 Function table

Table 4. Function table^[1]

Control	Input	Output
nOE	nAn	nYn
L	L	L
	H	H
H	X	Z

- [1] H = HIGH voltage level;
 L = LOW voltage level;
 X = don't care;
 Z = high-impedance OFF-state.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
V _I	input voltage	^[1]	-0.5	+7.0	V
V _O	output voltage	output in OFF-state or HIGH-state	^[1] -0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-	-50	mA
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
I _O	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T _{stg}	storage temperature		-65	+150	°C
T _j	junction temperature	^[2]	-	150	°C

- [1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
 [2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CC}	supply voltage		2.7	-	3.6	V
V _I	input voltage		0	-	5.5	V
V _{IH}	HIGH-state input voltage		2.0	-	-	V
V _{IL}	LOW-state input voltage		-	-	0.8	V
I _{OH}	HIGH-state output current		-	-	-32	mA
I _{OL}	LOW-state output current	none	-	-	32	mA
		current duty cycle \leq 50 %; $f_i \geq 1$ kHz	-	-	64	mA
T _{amb}	ambient temperature	in free-air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
T_{amb} = -40 °C to +85 °C[1]							
V _{IK}	input clamping voltage	V _{CC} = 2.7 V; I _{IK} = -18 mA	-	-0.85	-1.2	V	
V _{OH}	HIGH-state output voltage	I _{OH} = -100 μA; V _{CC} = 2.7 V to 3.6 V	V _{CC} - 0.2	V _{CC}	-	V	
		I _{OH} = -8 mA; V _{CC} = 2.7 V	2.4	2.5	-	V	
		I _{OH} = -32 mA; V _{CC} = 3.0 V	2.0	2.3	-	V	
V _{OL}	LOW-state output voltage	V _{CC} = 2.7 V					
		I _{OL} = 100 μA	-	0.07	0.2	V	
		I _{OL} = 24 mA	-	0.3	0.5	V	
		V _{CC} = 3.0 V					
		I _{OL} = 16 mA	-	0.25	0.4	V	
		I _{OL} = 32 mA	-	0.3	0.5	V	
I _{LI}	input leakage current	I _{OL} = 64 mA	-	0.4	0.55	V	
		all input pins	V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	0.4	10	μA
		control pins	V _{CC} = 3.6 V; V _I = V _{CC} or GND	-	0.1	± 1.0	μA
		data pins	V _{CC} = 3.6 V	[2]			
			V _I = V _{CC}	-	0.1	1	μA
I _{OFF}	power-off leakage current	V _I = 0 V	-	-0.4	-5	μA	
		V _{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	0.1	± 100	μA	

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{HOLD}	bus hold current data input	$V_{\text{CC}} = 3 \text{ V}$	[3]			
		$V_I = 0.8 \text{ V}$		75	135	-
		$V_I = 2.0 \text{ V}$		-75	-135	-
		$V_{\text{CC}} = 0 \text{ V to } 3.6 \text{ V}$				
I_{EX}	external current into output	$V_I = 3.6 \text{ V}$	±500	-	-	μA
		output in HIGH-state when $V_O > V_{\text{CC}}$; $V_O = 5.5 \text{ V}$; $V_{\text{CC}} = 3.0 \text{ V}$		-	50	125
$I_{\text{O(pu/pd)}}$	power-up/power-down output current	$V_{\text{CC}} \leq 1.2 \text{ V}$; $V_O = 0.5 \text{ V to } V_{\text{CC}}$; $V_I = \text{GND or } V_{\text{CC}}$; $\text{nOE} = \text{don't care}$	[4]	-	1	±100
I_{OZ}	OFF-state output current	$V_{\text{CC}} = 3.6 \text{ V}$; $V_I = V_{\text{IH}}$ or V_{IL}				
		output HIGH: $V_O = 3.0 \text{ V}$	-	0.5	5	μA
		output LOW: $V_O = 0.5 \text{ V}$	-	+0.5	-5	μA
I_{CC}	quiescent supply current	$V_{\text{CC}} = 3.6 \text{ V}$; $V_I = \text{GND or } V_{\text{CC}}$; $I_O = 0 \text{ A}$				
		output HIGH	-	0.07	0.12	mA
		output LOW	-	4.0	6.0	mA
		outputs disabled	[5]	-	0.07	0.12
ΔI_{CC}	additional quiescent supply current	per input pin; $V_{\text{CC}} = 3.0 \text{ V to } 3.6 \text{ V}$; one input at $V_{\text{CC}} - 0.6 \text{ V}$ and other inputs at V_{CC} or GND	[6]	-	0.1	0.2
C_i	input capacitance	$V_I = 0 \text{ V or } 3.0 \text{ V}$	-	3	-	pF
C_o	output capacitance	outputs disabled; $V_O = 0 \text{ V or } 3.0 \text{ V}$	-	9	-	pF

[1] Typical values are measured at $V_{\text{CC}} = 3.3 \text{ V}$ and at $T_{\text{amb}} = 25^\circ\text{C}$.[2] Unused pins at V_{CC} or GND.

[3] This is the bus hold overdrive current required to force the input to the opposite logic state.

[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From $V_{\text{CC}} = 1.2 \text{ V to } V_{\text{CC}} = 3.3 \text{ V} \pm 0.3 \text{ V}$ a transition time of 100 μs is permitted. This parameter is valid for $T_{\text{amb}} = 25^\circ\text{C}$ only.[5] I_{CC} is measured with outputs pulled to V_{CC} or GND.[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

11. Dynamic characteristics

Table 8. Dynamic characteristicsVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 7](#).


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{\text{amb}} = -40^\circ\text{C to } +85^\circ\text{C}$	[1]					
t_{PLH}	LOW-to-HIGH propagation delay nAn to nYn	see Figure 5				
		$V_{\text{CC}} = 2.7 \text{ V}$	-	-	4.0	ns
		$V_{\text{CC}} = 3.0 \text{ V to } 3.6 \text{ V}$	0.5	1.8	3.2	ns
t_{PHL}	HIGH-to-LOW propagation delay nAn to nYn	see Figure 5				
		$V_{\text{CC}} = 2.7 \text{ V}$	-	-	4.0	ns
		$V_{\text{CC}} = 3.0 \text{ V to } 3.6 \text{ V}$	0.5	1.7	3.2	ns

Table 8. Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 7](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PZH}	output enable time to HIGH-level	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	5.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.3	4.0	ns
t_{PZL}	output enable time to LOW-level	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	5.3	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.1	4.0	ns
t_{PHZ}	output disable time from HIGH-level	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	5.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	3.2	4.5	ns
t_{PLZ}	output disable time from LOW-level	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	4.4	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.9	4.0	ns

[1] Typical values are measured at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25^\circ\text{C}$.


12. Waveforms



Measurements points are given in [Table 9](#).

V_{OL} and V_{OH} are typical voltage output drop that occur with the output load.

Fig 5. Propagation delay input (nAn) to output (nYn)




Measurements points are given in [Table 9](#).

V_{OL} and V_{OH} are typical voltage output drop that occur with the output load.

Fig 6. 3-state output enable and disable times

Table 9. Measurement points

Input	Output		
V_M	V_M	V_X	V_Y
1.5 V	1.5 V	$V_{OL} + 0.3 \text{ V}$	$V_{OH} - 0.3 \text{ V}$


**Table 10. Test data**

Input				Load		V_{EXT}		
V_I	f_i	t_W	t_r, t_f	C_L	R_L	t_{PHZ}, t_{PZH}	t_{PLZ}, t_{PZL}	t_{PLH}, t_{PHL}
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V	open

13. Package outline

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.8 0.2	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note


- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT370-1		MO-118				99-12-27 03-02-19

Fig 8. Package outline SOT370-1 (SSOP48)

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z	θ
mm	1.2 0.05	0.15 0.85	1.05	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT362-1		MO-153				-99-12-27 03-02-19

Fig 9. Package outline SOT362-1 (TSSOP48)

VFBGA56: plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm

SOT702-1




Fig 10. Package outline SOT702-1 (VFBGA56)

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	Electrostatic Discharge
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVT_LVTH16244B_5	20060321	Product data sheet	-	74LVT16244B_4
Modifications:		<ul style="list-style-type: none">The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.Section 4: added type numbers 74LVTH16244BDL and 74LVTH16244BDGG.		
74LVT16244B_4	20021031	Product specification	-	74LVT16244B_3
74LVT16244B_3	19981007	Product specification	-	74LVT16244B_2
74LVT16244B_2	19980219	Product specification	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.semiconductors.philips.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfuction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.semiconductors.philips.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

18. Contents

1	General description	1
2	Features	1
3	Quick reference data	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	5
7.1	Function table	5
8	Limiting values	5
9	Recommended operating conditions	6
10	Static characteristics	6
11	Dynamic characteristics	7
12	Waveforms	9
13	Package outline	11
14	Abbreviations	14
15	Revision history	14
16	Legal information	15
16.1	Data sheet status	15
16.2	Definitions	15
16.3	Disclaimers	15
16.4	Trademarks	15
17	Contact information	15
18	Contents	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

For more information, please visit: <http://www.semiconductors.philips.com>.

For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com.

Date of release: 21 March 2006

Document identifier: 74LVT_LVTH16244B_5