

MM54HCT00/MM74HCT00 Quad 2 Input NAND Gate

General Description

The MM54HCT00/MM74HCT00 are NAND gates fabricated using advanced silicon-gate CMOS technology which provides the inherent benefits of CMOS—low quiescent power and wide power supply range. These devices are input and output characteristic and pin-out compatible with standard DM54LS/74LS logic families. All inputs are protected from static discharge damage by internal diodes to V_{CC} and ground.


MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS

devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL, LS pin-out and threshold compatible
- Fast switching: t_{PLH} , t_{PHL} = 14 ns (typ)
- Low power: 10 μ W at DC
- High fan out, 10 LS-TTL loads


Connection and Logic Diagrams



TL/F/5356-1

Order Number MM54HCT00 or MM74HCT00

(1 of 4 gates)



TL/F/5356-2

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5 to +7.0V
DC Input Voltage (V_{IN})	−1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	−0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	±20 mA
DC Output Current, per pin (I_{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I_{CC})	±50 mA
Storage Temperature Range (T_{STG})	−65°C to +150°C
Power Dissipation (P_D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. (T_L) (Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	4.5	5.5	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (T_A)			
MM74HCT	−40	+85	°C
MM54HCT	−55	+125	°C
Input Rise or Fall Times (t_r, t_f)		500	ns

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 25°C		74HCT	54HCT	Units
			Typ	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	V
V _{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V _{OH}	Minimum High Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} = 20 μA I _{OUT} = 4.0 mA, V _{CC} = 4.5V I _{OUT} = 4.8 mA, V _{CC} = 5.5V	V _{CC} 4.2 5.2	V _{CC} − 0.1 3.98 4.98	V _{CC} − 0.1 3.84 4.84	V _{CC} − 0.1 3.7 4.7	V V V
V _{OL}	Maximum Low Level Voltage	V _{IN} = V _{IH} I _{OUT} = 20 μA I _{OUT} = 4.0 mA, V _{CC} = 4.5V I _{OUT} = 4.8 mA, V _{CC} = 5.5V	0 0.2 0.2	0.1 0.26 0.26	0.1 0.33 0.33	0.1 0.4 0.4	V V V
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND, V _{IH} or V _{IL}		± 0.1	± 1.0	± 1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0 μA		2.0	20	40	μA
		V _{IN} = 2.4V or 0.5V (Note 4)	0.18	0.3	0.4	0.5	mA

AC Electrical Characteristics $V_{CC} = 5.0V, t_r = t_f = 6 \text{ ns}, C_L = 15 \text{ pF}, T_A = 25^\circ C$ (unless otherwise noted)

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t_{PLH}, t_{PHL}	Maximum Propagation Delay		14	18	ns

AC Electrical Characteristics $V_{CC}=5.0V \pm 10\%$, $t_r=t_f=6\text{ ns}$, $C_L=50\text{ pF}$ (unless otherwise noted)

Symbol	Parameter	Conditions	T _A = 25°C		74HCT	54HCT	Units
					T _A = −40 to 85°C	T _A = −55 to 125°C	
			Typ	Guaranteed Limits			
t _{PLH} , t _{PHL}	Maximum Propagation Delay		18	23	29	35	ns
t _{THL} , t _{TLH}	Maximum Output Rise & Fall Time		8	15	19	22	ns
C _{PD}	Power Dissipation Capacitance	(Note 5)	30				pF
C _{IN}	Input Capacitance		5	10	10	10	pF


Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.


Note 3: Power Dissipation temperature derating — plastic “N” package: $-12\text{ mW}/^\circ\text{C}$ from 65°C to 85°C ; ceramic “J” package: $-12\text{ mW}/^\circ\text{C}$ from 100°C to 125°C .

Note 4: This is measured per input with all other inputs held at V_{CC} or ground.

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

Physical Dimensions inches (millimeters)

Order Number MM54HCT00J or MM74HCT00J
NS Package J14A



Order Number MM74HCT00N
NS Package N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.

Tel: 81-043-299-2309
Fax: 81-043-299-2408