

# Look-Ahead Carry Generators

## General Description

These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin designation table.

When used in conjunction with the 181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each 182 or \$182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead

generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the 182 and S182 are:

$$\begin{split} &C_{n+x} = \overrightarrow{G}0 + \overrightarrow{P}0 \ C_n \\ &C_{n+y} = \overrightarrow{G}1 + \overrightarrow{P}1 \ \overrightarrow{G}0 + \overrightarrow{P}1 \ \overrightarrow{P}0 \ C_n \\ &C_{n+z} = \overrightarrow{G}2 + \overrightarrow{P}2 \ \overrightarrow{G}1 + \overrightarrow{P}2 \ \overrightarrow{P}1 \ \overrightarrow{G}0 + \overrightarrow{P}2 \ \overrightarrow{P}1 \ \overrightarrow{P}0 \ C_n \end{split}$$

$$\overrightarrow{G} = \overrightarrow{G}3 (\overrightarrow{P}3 + \overrightarrow{G}2) (\overrightarrow{P}3 + \overrightarrow{P}2 + \overrightarrow{G}1) (\overrightarrow{P}3 + \overrightarrow{P}2 + \overrightarrow{P}1 + \overrightarrow{G}0)$$
  
 $\overrightarrow{P} = \overrightarrow{P}3 \overrightarrow{P}2 \overrightarrow{P}1 \overrightarrow{P}0$ 

## **Features**

TYPE	TYPICAL PROPAGATION DELAY TIME	TYPICAL POWER DISSIPATION					
182	12 ns	180 mW					
S182	7 ns	260 mW					

# Connection Diagram

# V<sub>CC</sub> P2 G2 C<sub>n</sub> C<sub>n+x</sub> C<sub>n+y</sub> G C<sub>n+z</sub> 116 15 14 13 12 11 10 9 1 1 2 3 4 5 6 7 8 G1 P1 G0 P0 G3 P3 P3 P GND INPUTS

54182(J); 74182(J), (N); 74S182(N)

## Pin Designations

DESIGNATION	PIN NOS.	FUNCTION  ACTIVE LOW  CARRY GENERATE INPUTS						
G0, G1, G2, G3	3, 1, 14, 5							
P0, P1, P2, P3	4, 2, 15, 6	ACTIVE LOW CARRY PROPAGATE INPUTS						
Cn	13	CARRY INPUT						
$C_{n+x}, C_{n+y}, C_{n+z}$	12, 11, 9	CARRY OUTPUTS						
G	10	ACTIVE LOW CARRY GENERATE OUTPUT						
Р	7	ACTIVE LOW CARRY PROPAGATE OUTPUT						
V <sub>cc</sub>	16	SUPPLY VOLTAGE						
GND	8	GROUND						

# Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

					DM54/74			DM74S				
PARAMETER		CONDITION	182			\$182			UNITS			
			MIN	IIN TYP(1) MAX		MIN	TYP(1)	MAX				
VIH	High Level Input Voltage				2			2			V	
VIL	Low Level Input Voltage						0.8			0.8	>	
V <sub>i</sub>	Input Clamp Voltage		$V_{CC} = M_{HI} \frac{I_1 = 12 n}{I_1 = 18 n}$	nΑ			1.5				V	
			3 <sub>1</sub> = 18 m	nΑ	<u> </u>					1.2		
Іон	High Level Output Curren	t					-800			1000	μΑ	
VoH	VoH High Level Output Voltage		V <sub>CC</sub> = <b>M</b> in, V <sub>IH</sub> = 2V	DM54	2.4				N/A		V .	
			V <sub>IL</sub> = 0.8V, I <sub>DH</sub> = Max	DM74	2.4			2.7	3.4			
lor	Low Level Output Current				l		16			20	mA	
Val	Vol Low Level Output Voltage		V <sub>CC</sub> = Min, V <sub>IH</sub> = 2V		0.4				0.5	٧		
			V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = Max		0.4							
I <sub>1</sub>	Input Current at Maximum Input Voltage		V <sub>CC</sub> = Max, V <sub>1</sub> = 5.5V				1			1	mA	
i <sub>IH</sub>	High Level Input Current	C <sub>n</sub> Input					80			50	•	
1		P3 Input	]		L		120			100		
1	P2 Input		V <sub>1</sub> = May			160			150	μΑ		
i		P0, P1, or G3 Input	$V_{CC} = Max$ $V_i = 2.4V (182)$ $V_i = 2.7V (S182)$				200			200		
1		G0 or G2 Input					360	İ.		350		
		G# Input				400			400			
IIL Low Level Input C	Low Level Input Current	C <sub>n</sub> Input	,				-3.2			- 2		
		P3 input	V <sub>1</sub> = 0.4V (				4.8			- 4	j	
		P2 Input		V (182)			6.4			. 6	mA	
	P0, P1, or G3 Inpu	P0, P1, or G3 Input	$V_{CC} = Max$ $V_1 = 0.4V (182)$ $V_1 = 0.5V (S182)$				-B.0			-8	,A	
	G0 or G2 Input G1 Input				[.		14.4	l		- 14	<u> </u>	
							16			16		
los	Short Circuit Output Current		V <sub>CC</sub> = Max(2)		40		- 100	-40		-100	mA	
Іссн	Supply Current, All Outputs High		V <sub>CC</sub> · 5V(3)	oc · 5V(3)		27			35		mΑ	
ICCL	Supply Current, All Outputs Low		V <sub>CC</sub> = Max(4) DM54 DM74		<u> </u>	45	65		N/A		mA	
- 1						45	72	69 109				

## Notes

- (1) All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.
- (2) Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
- (3)  $I_{CCH}$  is measured with all outputs open, inputs P3 and G3 at 4.5V, and all other inputs grounded.
- (4) ICCL is measured with all outputs open; inputs G0, G1, and G2 at 4.5V, and all other inputs grounded.

# Switching Characteristics $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

PARAMETER		FROM (INPUT) (OL	то		DM54/74 182			DM74S \$182			UNITS
			(OUTPUT)	CONDITIONS							
					MIN	TYP	MAX	MIN	TYP	MAX	<u> </u>
tегн	Propagation Delay Time, Low-to-High Level Output	G0, G1, G2, G3, P0, P1, P2, or P3	C <sub>n+x</sub> , C <sub>n+y</sub> , or C <sub>n+z</sub>	R <sub>L</sub> = 400Ω C <sub>L</sub> = 15 pF (182)		11	17		4.5	7	ns
t <sub>PHŁ</sub>	Propagation Delay Time, High-to-Low Level Output					13	22		4.5	7	
tpLH	Propagation Delay Time, Law-to-High Level Output	G0, G1, G2, G3, P1, P2, or P3	G			11	17		5	7.5	ns
tpHL	Propagation Delay Time, High-to-Low Level Output					13	22		7	10.5	
tpLH	Propagation Delay Time, Low-to-High Level Output	P0, P1, P2, or P3	P	A <sub>L</sub> = 280Ω C <sub>L</sub> = 15 pF (S182)		11	17		4.5	6.5	กร
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output					13	22		6.5	10	
tpLH	Propagation Delay Time, Low-to-High Level Output	C <sub>n</sub>	$C_n$ $C_{n+x}$ , $C_{n+y}$ , or $C_{n+z}$			11	17		6.5	10	ns
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level Output					13	22		7	10.5	

