National Semiconductor

DM54L164A/DM74L164A 8-Bit Serial In/Parallel Out Shift Registers

General Description

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input.

- Typical clock frequency 14 MHz
- Typical power dissipation 30 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage

8V 5.5V

Storage Temperature Range

- 65 °C to 150 °C


Features

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



Function Table

Inputs				Outputs				
Clear	Clock	Α	В	QA	QB		QH	
L	X	×	X	L	L	•••	L	
Н	L	х	X	QAO	QBO		QHO	
н	†	н	Н	н	QAn		QGn	
н	l †	L	Х	L	Q_{An}		QGn	
н	[† ;	Х	L	L	QAn	•••	QGn	

H = High Level (steady state), L = Low Level (steady state)

X = Don't Care (any input, including transitions)


+ = Transition from low to high level

 $Q_{AO},\,Q_{BO},\,Q_{HO}$ = The level of $Q_A,\,Q_B,\,$ or $Q_H,\,$ respectively, before the indicated steady-state input conditions were established.

 Q_{An}, Q_{Gn} = The level of Q_A or Q_G before the most recent § transition of the clock; indicates a one-bit shift.

Logic Diagram

54L164A (J)



74L164A (N)

Recommended Operating Conditions

Sym	Parameter			DM54L164A			DM74L164A		
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
V _{iH}	High Level Input Voltage	t	2			2			٧
VIL	Low Level Input Voltage				0.7			0.7	٧
Іон	High Level Outp Current	ut			-0.2			- 0.2	mA
I _{OL}	Low Level Outpu Current	Jt.			2			3.6	mA
f _{CLK}	Clock Frequency	у	0		6	0		6	MHz
t _W	Pulse Width	Clock	60	40		60	40		ns
		Clear	60	40		60	40		
t _{SU}	Data Setup Time	9	40	20		40	20		пѕ
t _H	Data Hold Time		20	-5		20	- 5		ns
TA	Free Air Operati Temperature	ng	- 55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage		$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$				
VoL	Low Level Output	V _{CC} = Min	DM54		0.15	0.3	
	Voltage .	I _{OL} = Max V _{IL} = Max V _{IH} = Min	DM74		0.2	0.4	v
l _i	l _i Input Current@Max Input Voltage	V _{CC} = Max V ₁ = 5.5V	Clear .			0.2	mA
			Others			0.1	
l _{IB}	High Level Input	V _{CC} = Max	Clear			20	μΑ
Current	V _I = 2.4V	Others			10	1	
I _{IL}	Low Level Input	V _{CC} = Max V ₁ = 0.3V	Clear			- 0.36	mA
Current	Current		Others			- 0.18	
los	OS Short Circuit	V _{CC} = Max (Note 2)	DM54	- 3		- 15	mA
Output Curre	Output Current		DM74	-3		- 15	
Icc	Supply Current	V _{CC} = Max (Note 3)			6	9	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.


Note 3: ICC is measured with outputs open, SERIAL inputs grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR

inpu

Switching Characteristics at V _{CC} = 5V and T _A = 25°C (See Section 1 for Test Waveforms and Output Load	d)
---	----

Parameter	From (Input) To		Units		
	(Output)	Min	Тур	Max	
f _{MAX} Maximum Clock Frequency		6	14		MHz
t _{PLH} Propagation Delay Time Low to High Level Output	Clock to Output		50	85	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock to Output		90	135	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Output		75	120	ns

Timing Diagram



TL/F/6641-3