

DRAM

1 MEG x 4 DRAM

5V, QUAD CAS PARITY, FAST PAGE MODE

FEATURES

- Four independent CAS controls, allowing individual manipulation to each of the four data input/output ports (DQ1 through DQ4).
- Offers a single chip solution to byte-level parity for 36-bit words when using 1 Meg x 4 DRAMs for memory
- Emulates WRITE-PER-BIT at design-in level, with simplified timing constraints
- High-performance CMOS silicon-gate process
- Single +5V $\pm 10\%$ power supply
- Low power, 3mW standby; 225mW active, typical
- · All inputs, outputs and clocks are TTL-compatible
- 1.024-cycle refresh in 16ms
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN

OPTIONS

MARKING

DI

Timing	
60ns access	-6
70ns access	-7
. Dl	

Packages Plastic SOJ (300 mil)
Part Number Example: MT4C4004JDJ-7

KEY TIMING PARAMETERS

SPEED	¹RC	trac	†PC	^t AA	†CAC	^t RP
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns

GENERAL DESCRIPTION

The MT4C4004J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. This 1 Meg x 4 DRAM is unique in that each CAS (CAS1 through CAS4) controls its corresponding data I/O port in conjunction with OE (that is, CAS1 controls DQ1 I/O port, CAS2 controls DQ2, CAS3 controls DQ3 and CAS4 controls DQ4).

The best way to view the Quad \overline{CAS} function is to imagine the \overline{CAS} inputs going into an OR gate to obtain an internally generated \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on a standard 1 Meg x 4 DRAM device. The key difference is that each \overline{CAS} controls

PIN ASSIGNMENT (Top View)

24/26-Pin SOJ (DA-2)

DQ1	<u> </u>	26	Vss
DQ2	d 2	25	DQ4
WE	₫ 3	24	DQ3
RAS	₫ 4	23	CAS4
CAS ₁	₫ 5	22	DE OE
CAS ₂	₫ 6	21	CASS
A9	□ 8	19	D NC
A0	Д 9	18	3 A8
A1	ቯ 10	17	⊒ A7
A2	₫ 11	16	□ A6
	□ 12	15	□ A5
Vcc	₫ 13	14	□ A 4
			•

its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE}) on the Quad CAS DRAM.

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits, and the first \overline{CAS} is used to latch the latter 10 bits. READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode.

During a WRITE cycle, data-in (Dx) is latched by the falling edge of \overline{WE} or the first \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to the first \overline{CAS} going LOW, the output pin(s) remain open until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output buffer, data-out (Q) is activated and retains the selected cell data until the trailing edge of its corresponding \overline{CAS} occurs (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle (\overline{OE} switching the device from a READ to a WRITE function). The four data inputs and four data outputs are routed through four pins using common I/O, with pin direction controlled by \overline{WE} and \overline{OE} .


GENERAL DESCRIPTION (continued)

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobedin by the first CAS. CAS may be toggled-in by holding
RAS LOW and strobing-in different column-addresses,
thus executing faster memory cycles. Returning RAS HIGH
terminates the FAST PAGE MODE operation.

Returning RAS and all four CAS controls HIGH terminates a memory cycle and decreases chip current to a strobed-in by RAS followed by a column-address strobed-

reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS refresh cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR RE-FRESH cycle will invoke the internal refresh counter for automatic RAS addressing.

FUNCTIONAL BLOCK DIAGRAM QUAD CAS



*NOTE: 1. WE LOW prior to first CAS LOW, EW detection circuit output is a 1.

2. First CAS LOW while WE HIGH, EW detection circuit output is a 0; (OE will now determine I/O).



TRUTH TABLE

							ADDRESSES		DQx
FUNCTION		RAS	CASx	CASy	WE	0E	^t R	¹C	(DQy always High-Z)
Standby		Н	H→X	H→X	Х	Х	Х	Х	High-Z
READ		L	L	Н	Н	L	ROW	COL	Data-Out
EARLY WRITE		L	L	H	L	X	ROW	COL	Data-in
READ-WRITE		L	L	Н	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	Н	L	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	Н	Н	Ĺ	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	Ł	H→L	Н	L	Х	ROW	COL	Data-In
EARLY-WRITE	2nd Cycle	L	H→L	Н	L	Х	n/a	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	H→L	L→H	ROW	COL	Data-Out, Data-In
READ-WRITE	2nd Cycle	L	H→L	Н	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS-ONLY REFRESH		∟	Н	Н	X	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	Н	L	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	H	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	Н	Н	Х	Х	Χ	High-Z



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss	1V to +7V
Operating Temperature, TA (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($Vcc = 5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	٧	
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	٧	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (lour - 5mA)	Vон	2.4		٧	
Output High Voltage (louт = -5mA) Output Low Voltage (louт = 4.2mA)	Vol		0.4	٧	

	[M	ΑX		
PARAMETER/CONDITION S	YMBOL	-6	-7	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = Vih)	lcc1	2.5	2.5	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	lcc2	1	1	26	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Single Address Cycling: \text{!RC= \text{!RC [MIN]}}	Іссз	110	100	mA	3, 4, 39
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL; CAS, Address Cycling: ¹PC= ¹PC [MIN])	ICC4	80	70	mA	3, 4, 39
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = Vin: ¹RC= ¹RC [MIN])	Iccs	110	100	mA	3, 39
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ^t RC= ^t RC [MIN])	Icce	110	100	mA	3, 5

www.DataSheet.in



CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Cıı		5	pF	2
Input Capacitance: RAS, CAS1-4, WE, OE	C ₁₂		7	pF	2
Input/Output Capacitance: DQ	Cio		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23, 25) (Vcc = 5V ±10%)

AC CHARACTERISTICS		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	^t AA		30		35	ns	1
Column-address hold time (referenced to RAS)	tAR	45		50		ns	
Column-address setup time	tASC	0		0		ns	27
Row-address setup time	tasr.	0		0		ns	
Column-address to WE delay time	†AWD	55		65		ns	21
Access time from CAS	†CAC		15		20	ns	15, 29
Column-address hold time	tCAH	10		15		ns	27
CAS pulse width	tCAS	15	10,000	20	10,000	ns	35
CAS hold time (CBR REFRESH)	^t CHR	10		10		ns	5, 25, 28
Last CAS going LOW to first CAS to return HIGH	^t CLCH	10		10		ns	30
CAS to output in Low-Z	tCLZ	0		0		ns	29
CAS precharge time	[†] CP	10		10		ns	16, 32
Access time from CAS precharge	^t CPA		35		40	ns	29
CAS to RAS precharge time	^t CRP	10		10		ns	28
CAS hold time	^t CSH	60		70		ns	28
CAS setup time (CBR REFRESH)	^t CSR	10		10		ns	5, 25, 27
CAS to WE delay time	tCMD	40		50		ns	21, 27
Write command to CAS lead time	†CWL	15		20		пѕ	28
Data-ın hold time	†DH	10		15		ns	22, 29
Data-ın hold time (referenced to RAS)	tDHR	45		55		ns	
Data-ın setup time	¹DS	0		0		пѕ	22, 29
Output disable	tOD		15		20	ns	38
Output Enable	¹OE		15		20	ns	23
OE hold time from WE during READ-MODIFY-WRITE cycle	tOEH	15		20		ns	37
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 29, 38
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40	1	ns	31



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23, 25) ($Vcc = 5V \pm 10\%$)

AC CHARACTERISTICS			-6		-7	UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		100		ns	31
Access time from RAS	[†] RAC		60		70	ns	14
RAS to column-address delay time	^t RAD	15	30	15	35	ns	18
Row-address hold time	^t RAH	10		10		ns	
Column-address to RAS lead time	tRAL	30		35		ns	
RAS pulse width	^t RAS	60	10,000	70	10,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
Random READ or WRITE cycle time	^t RC	110		130		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	ns	17, 27
Read command hold time (referenced to CAS)	[†] RCH	0		0		ns	19, 28
Read command setup time	^t RCS	0		0	1	ns	27
Refresh period (1,024 cycles)	tREF .		16		16	ms	
RAS precharge time	^t RP	40		50		ns	
RAS to CAS precharge time	^t RPC	0		0		ns	
Read command hold time (referenced to RAS)	^t RRH	0		0		ns	19
RAS hold time	^t RSH	15		20		ns	36
READ-WRITE cycle time	^t RWC	150		180		ns	
RAS to WE delay time	^t RWD	90		100		ns	21
Write command to RAS lead time	^t RWL	15		20		ns	
Transition time (rise or fall)	ίΤ	3	50	3	50	ns	
Write command hold time	tWCH	10		15		ns	36
Write command hold time (referenced to RAS)	tWCR	45		55		ns	
WE command setup time	tWCS	0		0		ns	21, 27
Write command pulse width	tWP	10		15		ns	
WE hold time (CBR REFRESH)	^t WRH	10		10	1	ns	
WE setup time (CBR REFRESH)	^t WRP	10		10		ns	1



NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc = $5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial 100µs pause is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5$ ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII (or between VIL and VIH)
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VII and VIH) in a monotonic manner.
- 11. If $\overline{CASx} = V_{IH}$, data output is High-Z.
- 12. If $\overline{\text{CAS}}x = \text{Vil.}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that ¹RCD < ¹RCD (MAX). If ¹RCD is greater than the maximum recommended value shown in this table, ¹RAC will increase by the amount that ¹RCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If at least one CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, all four CAS controls must be pulsed HIGH for ^tCP.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.

- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. ÓFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to Voh or Vol. The 3ns minimum is a parameter guaranteed by design.
- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are not restrictive operating parameters. ^tWCS applies to EARLY WRITE cycles. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ-MODIFY-WRITE, and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. ^tWCS, ^tRWD, ^tAWD and ^tCWD are not applicable in a LATE WRITE cycle.
- 22. These parameters are referenced to CASx leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. If OE is tied permanently LOW, READ-WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
- 25. One to three CAS controls may be HIGH throughout any given CAS cycle, even though the timing waveforms show all CAS controls going LOW. If one goes LOW, it must meet all the timing requirements listed or the data for that I/O buffer may be invalid. At least one of the four CAS controls must be LOW for a valid CAS cycle to occur.
- 26. All other inputs at Vcc -0.2V.
- 27. The first CASx edge to transition LOW.
- 28. The last CASx edge to transition HIGH.
- 29. Output parameters (DQx) are referenced to corresponding CASx input; DQ1 by CAS1, DQ2 by CAS2, etc.
- 30. Last falling \overline{CASx} edge to first rising \overline{CASx} edge.
- 31. Last rising CASx edge to next cycle's last rising CASx edge.
- 32. Last rising CASx edge to first falling CASx edge.
- 33. First DQx controlled by the first \overline{CASx} to go LOW.
- 34. Last DQx controlled by the last \overline{CASx} to go HIGH.




NOTES (continued)


- 35. Each CASx must meet minimum pulse width.
- 36. Last CASx to go LOW.
- 37. LATE WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
- 38. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CASx goes HIGH before OE, the DQs will open regardless of the state of OE. If CASx stays LOW while OE is brought HIGH, the DQs will open. IF OE is brought back LOW (CASx still LOW), the DQs will provide the previously read data.
- 39. Column-address changed once each cycle.



READ CYCLE



EARLY WRITE CYCLE




MT4C4004J D17 pm5 - Rev 2/95


Micron Technology, inc reserves the right to change products or specifications without notice @1935 Micron Technology, Inc.



READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE cycles)



FAST-PAGE-MODE READ CYCLE




MT4C4004J D17 pm5 - Rev 2/95 2-50


Micron Technology Inc reserves the right to change products or specifications without notice @1995, Micron Technology Inc



FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE cycles)






RAS-ONLY REFRESH CYCLE $(\overline{WE} \text{ and } \overline{OE} = DON'T CARE)$



CBR REFRESH CYCLE 25 (Addresses and $\overline{OE} = DON'T CARE$)



HIDDEN REFRESH CYCLE 24 (WE = HIGH; OE = LOW)

