

MECL

MECL 10,000 SERIES
INTEGRATED CIRCUITS FROM MOTOROLA

MECL


MC10,100/10,200 Series (-30 to +85°C)

MC10,500/10,600 Series (-55 to +125°C)

MECL 10,000 has an excellent speed-power product, has relatively slow rise and fall times, and transmission-line drive capability. The combination of versatile logic functions and the 2.0 ns propagation delay make MECL 10,000 a versatile family for data handling and processing systems.

Circuit design with MECL 10,000 is unusually convenient. The differential amplifier input and emitter-follower output permit high fanout, the wired-OR option, and complementary outputs. MECL III is directly compatible with MECL 10,000, and can be used to extend the speed capability of the MECL 10,000 series.

2

FUNCTIONS AND CHARACTERISTICS ($V_{CC} = 0$, $V_{EE} = -5.2$ V, $T_A = 25^\circ\text{C}$)

Function	Type①		Propagation Delay ns typ	Power Dissipation mW typ/pkg*	Case
	-30 to +85°C	-55 to +125°C			
Quad 2-Input NOR Gate With Strobe	MC10100	—	2.0	100	620
Quad OR/NOR Gate	MC10101	MC10501	2.0	100	620,648,650
Quad 2-Input NOR Gate	MC10102	MC10502	2.0	100	620,648,650
Quad 2-Input OR Gate	MC10103	—	2.0	100	620
Quad 2-Input AND Gate	MC10104	MC10504	2.7	140	620,648,650
Triple 2-3-2-Input OR/NOR Gate	MC10105	MC10505	2.0	90	620,648,650
Triple 4-3-3-Input NOR Gate	MC10106	MC10506	2.0	90	620,648,650
Triple 2-Input Exclusive OR/Exclusive NOR	MC10107	MC10507	2.5	110	620,648,650
Dual 4-5-Input OR/NOR Gate	MC10109	MC10509	2.0	60	620,648,650
Dual 3-Input 3-Output OR Gate	MC10110	—	2.4	160	620,648
Dual 3-Input 3-Output NOR Gate	MC10111	—	2.4	160	620,648
Quad Exclusive OR Gate	MC10113	—	2.5	175	620
Triple Line Receiver	MC10114	MC10514	2.4	145	620,648,650
Quad Line Receiver	MC10115	MC10515	2.0	110	620,648,650
Triple Line Receiver	MC10116	MC10516	2.0	85	620,648,650
Dual 2-Wide 2-3-Input OR-AND/OR-AND-INVERT Gate	MC10117	MC10517	2.3	100	620,648,650
Dual 2-Wide 3-Input OR-AND Gate	MC10118	MC10518	2.3	100	620,648,650
4-Wide 4-3-3-3-Input OR-AND Gate	MC10119	MC10519	2.3	100	620,648,650
4-Wide OR-AND/OR-AND-INVERT Gate	MC10121	MC10521	2.3	100	620,648,650
Triple 4-3-3-Input Bus Driver	MC10123	—	3.0	310	620
Quad MTTL to MECL Translator	MC10124	MC10524	3.5	380	620,648,650
Quad MECL to MTTL Translator	MC10125	MC10525	4.5	380	620,648,650
Dual MECL to MOS Translator	MC10127	—	—	—	620
Bus Driver	MC10128	—	12.0	700	620
Quad Bus Receiver	MC10129	—	10.0	750	620
Dual Latch	MC10130	MC10530	2.5	155	620,648,650
Dual Type D Master-Slave Flip-Flop	MC10131	MC10531	f = 160 MHz	235	620,648,650
Dual Multiplexer With Latch and Common Reset	MC10132	—	3.0	225	620,648
Quad Latch	MC10133	MC10533	4.0	310	620,648,650
Multiplexer with Latch	MC10134	—	3.0	225	620,648
Dual J-K Master-Slave Flip-Flop	MC10135	MC10535	f = 140 MHz	280	620,648,650
Universal Hexadecimal Counter	MC10136	MC10536	f = 150 MHz	625	620,650


① L suffix denotes Dual In-Line Ceramic Package, P suffix denotes Dual In-Line Plastic Package, F suffix denotes flat package (i.e., MC10100L = Ceramic Dual In-Line Package, MC10100P = Plastic Dual In-Line Package and MC10500F = Ceramic Flat Package.)

*External Load Power not included.


LOGIC DIAGRAMS (continued)

2

TRANSLATORS




RECEIVERS



MC10525

Advance Information



Numbers at end of terminals denote pin numbers for L package (Case 620).

Numbers in parenthesis denote pin numbers for F package (Case 650).

CASE	V _{CC}	V _{EE}
620	Pin 9	Pin 8
650	Pin 13	Pin 12

The MC10525 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10525 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The V_{BB} reference voltage is available for use in single-ended input biasing. The outputs of the MC10525 go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, +5.0 Volts and -5.2 Volts. Propagation delay of the MC10525 is typically 4.5 ns. The MC10525 has fanout of 6 MTTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or MTTL out. This device has an input common mode noise rejection of ± 1.0 Volt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the MTTL equipment. This isolates the MECL logic from the noisy MTTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.

3

$$P_D = 380 \text{ mW typ/pkg (No Load)}$$


$$t_{pd} = 4.5 \text{ ns typ (50% to } +1.5 \text{ Vdc out)}$$

Output Rise, Fall Times:


$$2.5 \text{ ns typ (20% to 80%)}$$

$$V_{CCmax} = +7.00 \text{ Vdc}$$

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C





PROPAGATION DELAY



ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one input, or for one set of input conditions. Other inputs or outputs are tested in the same manner.



L SUFFIX
CERAMIC PACKAGE
CASE 620

Characteristic	Symbol	Pin Under Test	MC10525L Test Limits								TEST VOLTAGE VALUES (Volts)								Output Condition				
			-55°C		+25°C		+125°C		Unit	V _{IH} max	V _{IL} min	V _{IH} min	V _{IL} max	V _{IH}	V _{IL}	V _{HL}	V _{LL}	V _{BB}	V _{CC}	V _{EE}			
Negative Power Supply Drain Current	I _E	8	—	—	—	—	40	—		mAdc	—	—	—	—	—	—	—	3,7,11,15	9	8	16	—	
Positive Power Supply Drain Current	I _{CH}	9	—	—	—	—	52	—	mAdc	2,6,10,14	—	—	—	—	—	—	—	3,7,11,15	9	8	16	—	
	I _{CL}	9	—	—	—	—	39	—		—	—	—	—	—	—	—	—	3,7,11,15	9	8	16	—	
Input Current	I _{in H} ①	2	—	—	—	—	115	—	μAdc	2,6,10,14	—	—	—	—	—	—	—	3,7,11,15	9	8	16	—	
	I _{in L} ②	3	—	—	—	—	115	—		3,7,11,15	—	—	—	—	—	—	—	2,6,10,14	9	8	16	—	
Input Leakage Current	I _{CBO} ③	2	—	—	—	—	1.0	—	μAdc	—	—	—	—	—	—	—	—	3,7,11,15	9	2,6,8,10,14	16	—	
		3	—	—	—	—	1.0	—		—	—	—	—	—	—	—	—	2,6,10,14	9	3,7,8,11,15	16	—	
Short-Circuit Current	I _{OS}	4	—	—	40	—	100	—	mA	—	2,6,10,14	—	—	—	—	—	—	—	3,7,11,15	9	8	4,16	—
High Output Voltage	V _{OH} ④	4	2.5	—	2.5	—	—	2.5		Vdc	—	2,6,10,14	—	—	—	—	—	—	3,7,11,15	9	8	16	-2.0 mA
Low Output Voltage	V _{OL}	4	—	0.5	—	—	0.5	—	Vdc	2,6,10,14	—	—	—	—	—	—	—	3,7,11,15	9	8	16	12.0 mA	
High Threshold Voltage	V _{OHA}	4	2.5	—	2.5	—	—	2.5		Vdc	—	6,10,14	—	2	—	—	—	—	3,7,11,15	9	8	16	-2.0 mA
Low Threshold Voltage	V _{OLO}	4	—	0.5	—	—	0.5	—	Vdc	6,10,14	—	2	—	—	—	—	—	3,7,11,15	9	8	16	12.0 mA	
Indeterminate Input Protection Tests	V _{OIS1}	4	—	0.5	—	—	0.5	—		Vdc	—	—	—	—	—	—	—	—	9	2,3,6,7,8, 10,11,14,15	16	12.0 mA	—
	V _{OIS2}	4	—	0.5	—	—	0.5	—		Vdc	—	—	—	—	—	—	—	—	9	8	16	12.0 mA	—
Reference Voltage	V _{BB}	1	-1.440	-1.320	-1.350	—	-1.230	-1.240	Vdc	—	—	—	—	—	—	—	—	3,7,11,15	—	—	—	—	
Common Mode Rejection Tests	V _{OH}	4	2.5	—	2.5	—	—	2.5		Vdc	—	—	—	—	3	2	—	—	9	8	16	12.0 mA	—
	V _{OL}	4	—	0.5	—	—	0.5	—		Vdc	—	—	—	—	2	3	—	—	9	8	16	12.0 mA	—
Switching Times										Pulse In	Pulse Out	C _L (pF)											
Propagation Delay (50% to +1.5 Vdc)	t _{G-5-} t _{G-5+} t ₂₊₄₋ t ₂₋₄₊	5	—	—	1.0	4.5	6.0	—	ns	6	5	25	—	—	—	—	—	3,7,11,15	9	8	16	—	
Rise Time (+1.0 Vdc to 2.0 Vdc)	t ₄₊	—	—	—	—	—	3.3	—	—	6	5	—	—	—	—	—	—	—	—	—	—	—	
Fall Time (+1.0 Vdc to 2.0 Vdc)	t ₄₋	—	—	—	—	—	3.3	—	—	6	5	—	—	—	—	—	—	3,7,11,15	9	8	16	—	



① Individually test each input, apply V_{IH} max to pin under test.

② Individually test each input, apply V_{EE} to pin under test.

③ Individually test each output, following example shown for pin 4.

ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one input, or for one set of input conditions. Other inputs or outputs are tested in the same manner.



F SUFFIX
CERAMIC PACKAGE
CASE 650

Characteristic	Symbol	Pin Under Test	MC10525F Test Limits								TEST VOLTAGE VALUES (Volts)						Output Condition																																																																																						
			-55°C		+25°C		+125°C		Unit	V _{IH} max	V _{IL} min	V _{IAmin}	V _{ILAmx}	V _{IH}	V _{ILH}	V _{ILH}	V _{ILL}	V _{BB}	V _{CC}	V _{EE}																																																																																			
Negative Power Supply Drain Current	I _E	12	—	—	—	—	40	—		mA/dc	—	—	—	—	—	—	—	3.7 11 15	13	12	4	—																																																																																	
Positive Power Supply Drain Current	I _{CCH}	13	—	—	—	—	52	—	mA/dc	2.6 10 14	—	—	—	—	—	—	—	3.7 11 15	13	12	4	—																																																																																	
I _{CCL}	13	—	—	—	—	—	39	—		—	—	—	—	—	—	—	—	3.7 11 15	13	12	4	—																																																																																	
Input Current I _{in} H ①	I _{in} H ①	6	—	—	—	—	115	—	μA/dc	2.6 10 14	—	—	—	—	—	—	—	3.7 11 15	13	12	4	—																																																																																	
		7	—	—	—	—	115	—		3.7 11 15	—	—	—	—	—	—	—	2.6 10 14	13	12	4	—																																																																																	
Input Leakage Current	I _{CBO} ②	6	—	—	—	—	1.0	—	μA/dc	—	—	—	—	—	—	—	—	3.7 11 15	13	28 10 12 14	4	—																																																																																	
		7	—	—	—	—	1.0	—		μA/dc	—	—	—	—	—	—	—	2.6 10 14	13	37 11 12 15	4	—																																																																																	
Short Circuit Current	I _{OS}	8	—	—	40	—	100	—	mA	—	2.6 10 14	—	—	—	—	—	—	3.7 11 15	13	12	4.8	—																																																																																	
High Output Voltage	V _{OH} ③	8	2.5	—	2.5	+	—	2.5		Vdc	—	2.6 10 14	—	—	—	—	—	3.7 11 15	13	12	4	2.0 mA																																																																																	
Low Output Voltage	V _{OL}	8	—	0.5	—	—	0.5	—	Vdc	2.6 10 14	—	—	—	—	—	—	—	3.7 11 15	13	12	4	12.0 mA																																																																																	
High Threshold Voltage	V _{OH} A	8	2.5	—	2.5	—	—	2.5		Vdc	—	2.10 14	—	6	—	—	—	3.7 11 15	13	12	4	-2.0 mA																																																																																	
Low Threshold Voltage	V _{OLA}	8	—	0.5	—	—	0.5	—	Vdc	2.10 14	—	6	—	—	—	—	—	3.7 11 15	13	12	4	12.0 mA																																																																																	
Indeterminate Input Protection Tests	V _{OVS1}	8	—	0.5	—	—	0.5	—		Vdc	—	—	—	—	—	—	—	—	13	23 6.7.10, 11.12.14.15	4	12.0 mA	—																																																																																
	V _{OVS2}	8	—	0.5	—	—	0.5	—	Vdc	—	—	—	—	—	—	—	—	—	13	12	4	12.0 mA	—																																																																																
Reference Voltage	V _{BB}	5	-1.440	-1.320	-1.350	—	-1.230	-1.240		Vdc	—	—	—	—	—	—	—	3.7 11 15	—	—	—	—																																																																																	
Common Mode Rejection Tests	V _{OH}	8	2.5	—	2.5	—	—	2.5	Vdc	—	—	—	—	7	6	—	—	13	12	4	2.0 mA	—																																																																																	
	V _{OL}	8	—	0.5	—	—	0.5	—		Vdc	—	—	—	6	7	—	—	13	12	4	12.0 mA	—																																																																																	
Switching Times	<table border="1"> <thead> <tr> <th></th> <th>Pulse In</th> <th>Pulse Out</th> <th>C_L (pF)</th> <th></th> </tr> </thead> <tbody> <tr> <td>Propagation Delay (50% to +1.5 Vdc)</td> <td>110+9- 110+9+ 16+8- 16+8+</td> <td>9.9</td> <td>—</td> <td>1.0</td> <td>4.5</td> <td>6.0</td> <td>—</td> <td>—</td> <td>ns</td> <td>10</td> <td>9</td> <td>25</td> <td>—</td> <td>—</td> <td>—</td> <td>3.7 11 15</td> <td>13</td> <td>12</td> <td>4</td> <td>—</td> </tr> <tr> <td>Rise Time (+1.0 Vdc to 2.0 Vdc)</td> <td>18+ 18-</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>3.3</td> <td>—</td> <td>—</td> <td>10</td> <td>9</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>Fall Time (+1.0 Vdc to 2.0 Vdc)</td> <td>18-</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>3.3</td> <td>—</td> <td>—</td> <td>10</td> <td>8</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> </tbody> </table>																						Pulse In	Pulse Out	C _L (pF)																Propagation Delay (50% to +1.5 Vdc)	110+9- 110+9+ 16+8- 16+8+	9.9	—	1.0	4.5	6.0	—	—	ns	10	9	25	—	—	—	3.7 11 15	13	12	4	—	Rise Time (+1.0 Vdc to 2.0 Vdc)	18+ 18-	—	—	—	—	—	3.3	—	—	10	9	—	—	—	—	—	—	—	—	—	Fall Time (+1.0 Vdc to 2.0 Vdc)	18-	—	—	—	—	—	3.3	—	—	10	8	—	—	—	—	—	—	—	—	—
	Pulse In	Pulse Out	C _L (pF)																																																																																																				
Propagation Delay (50% to +1.5 Vdc)	110+9- 110+9+ 16+8- 16+8+	9.9	—	1.0	4.5	6.0	—	—	ns	10	9	25	—	—	—	3.7 11 15	13	12	4	—																																																																																			
Rise Time (+1.0 Vdc to 2.0 Vdc)	18+ 18-	—	—	—	—	—	3.3	—	—	10	9	—	—	—	—	—	—	—	—	—																																																																																			
Fall Time (+1.0 Vdc to 2.0 Vdc)	18-	—	—	—	—	—	3.3	—	—	10	8	—	—	—	—	—	—	—	—	—																																																																																			

① Individually test each input, apply V_{IH} max to pin under test.

② Individually test each input, apply V_{EE} to pin under test.

③ Individually test each output, following example shown for pin 8.