



**MOTOROLA**

**MC75450**

### DUAL PERIPHERAL POSITIVE "AND" DRIVER


The MC75450 is a versatile device designed for use as a general-purpose dual interface circuit in MDTL and MTTL type systems. This device features two standard MTTL gates and two noncommitted, high-current, high-voltage NPN transistors. Typical applications include relay and lamp drivers, power drivers, MOS and memory drivers.

- MDTL and MTTL Compatibility
- 300 mA Output Current Drive Capability (each transistor)
- Separate Gate and Output Transistor for Maximum Design Flexibility
- High Output Breakdown Voltage:  
V<sub>CE</sub> = 30 Volts minimum


### DUAL PERIPHERAL POSITIVE "AND" DRIVER SILICON MONOLITHIC INTEGRATED CIRCUITS



L SUFFIX  
CERAMIC PACKAGE  
CASE 632  
(TO-116)



P SUFFIX  
PLASTIC PACKAGE  
CASE 646




Positive Logic: Y = AG (gate only)  
C = AG (gate and transistor)

#### MAXIMUM RATINGS (T<sub>A</sub> = 0 to +70°C unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage (See Note 1)	V <sub>CC</sub>	+7.0	Vdc
Input Voltage (See Note 1)	V <sub>in</sub>	5.5	Vdc
V <sub>CC</sub> -to-Substrate Voltage		35	Vdc
Collector-to-Substrate Voltage		35	Vdc
Collector-Base Voltage	V <sub>CB</sub>	35	Vdc
Collector-Emitter Voltage (See Note 2)	V <sub>CE</sub>	30	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5.0	Vdc
Collector Current (continuous) (See Note 3)		300	mA
Power Dissipation (Package Limitation) Plastic and Ceramic Dual In-Line Packages Derate above T <sub>A</sub> = +25°C	P <sub>D</sub>	830 6.6	mW mW/°C
Operating Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This value applies when the base-emitter resistance (R<sub>BE</sub>) is equal to or less than 500 ohms.  
3. Both halves of these dual circuits may conduct the rated current simultaneously.

#### CIRCUIT SCHEMATIC



## RECOMMENDED OPERATING CONDITIONS (See Note 4)

Characteristic	Symbol	Min	Nom	Max	Unit
Supply Voltage	$V_{CC}$	4.75	5.0	5.25	Vdc

Note 4. The substrate, pin 8, must always be at the most negative device voltage for proper operation.

ELECTRICAL CHARACTERISTICS ( $T_A = 0$  to  $+70^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Test Fig.	Min	Typ*	Max	Unit
<b>MTTL GATES</b>						
High-Level Input Voltage	$V_{IH}$	1	2.0	—	—	Vdc
Low-Level Input Voltage	$V_{IL}$	2	—	—	0.8	Vdc
High-Level Output Voltage ( $V_{CC} = 4.5\text{ V}$ , $V_{IL} = 0.8\text{ V}$ , $I_{OH} = -400\text{ }\mu\text{A}$ )	$V_{OH}$	2	2.4	3.3	—	Vdc
Low-Level Output Voltage ( $V_{CC} = 4.75\text{ V}$ , $V_{IH} = 2.0\text{ V}$ , $I_{OL} = 16\text{ mA}$ )	$V_{OL}$	1	—	0.22	0.4	Vdc
High-Level Input Current ( $V_{CC} = 5.25\text{ V}$ , $V_{in} = 2.4\text{ V}$ )  ( $V_{CC} = 5.25\text{ V}$ , $V_{in} = 5.5\text{ V}$ )	$I_{IH}$	3	—	—	40 80 1.0 2.0	$\mu\text{A}$ mA
Low-Level Input Current ( $V_{CC} = 5.25\text{ V}$ , $V_{in} = 0.4\text{ V}$ )	$I_{IL}$	4	—	—	-1.6 -3.2	mA
Short-Circuit Output Current** ( $V_{CC} = 5.25\text{ V}$ )	$I_{OS}$	5	-18	—	-55	mA
Supply Current High-Level Output ( $V_{CC} = 5.25\text{ V}$ , $V_{in} = 0$ ) Low-Level Output ( $V_{CC} = 5.25\text{ V}$ , $V_{in} = 5.0\text{ V}$ )	$I_{CCH}$ $I_{CCL}$	6	—	2.0 6.0	4.0 11	mA
Input Clamp Voltage ( $V_{CC} = 4.75\text{ V}$ , $I_{in} = -12\text{ mA}$ )	$V_{in}$	4	—	—	-1.5	V

## OUTPUT TRANSISTORS

Characteristic	Symbol	Min	Typ	Max	Unit
Collector-Base Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $I_E = 0$ )	$V_{CBO}$	35	—	—	Vdc
Collector-Emitter Breakdown Voltage ( $I_C = 100\text{ }\mu\text{A}$ , $R_{BE} = 500\text{ ohms}$ )	$V_{CER}$	30	—	—	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 100\text{ }\mu\text{A}$ , $I_C = 0$ )	$V_{EBO}$	5.0	—	—	Vdc
Static Forward Transfer Ratio (See Note 5) ( $V_{CE} = 3.0\text{ V}$ , $I_C = 100\text{ mA}$ , $T_A = +25^\circ\text{C}$ ) ( $V_{CE} = 3.0\text{ V}$ , $I_C = 300\text{ mA}$ , $T_A = +25^\circ\text{C}$ ) ( $V_{CE} = 3.0\text{ V}$ , $I_C = 100\text{ mA}$ , $T_A = 0^\circ\text{C}$ ) ( $V_{CE} = 3.0\text{ V}$ , $I_C = 300\text{ mA}$ , $T_A = 0^\circ\text{C}$ )	$h_{FE}$	25 30 20 25	— — — —	— — — —	
Base-Emitter Voltage (See Note 5) ( $I_B = 10\text{ mA}$ , $I_C = 100\text{ mA}$ ) ( $I_B = 30\text{ mA}$ , $I_C = 300\text{ mA}$ )	$V_{BE}$	— —	0.85 1.05	1.0 1.2	Vdc
Collector-Emitter Saturation Voltage (See Note 5) ( $I_B = 10\text{ mA}$ , $I_C = 100\text{ mA}$ ) ( $I_B = 30\text{ mA}$ , $I_C = 300\text{ mA}$ )	$V_{CE(sat)}$	— —	0.25 0.5	0.4 0.7	Vdc

Note 5. These parameters must be measured using pulse techniques;  $t_w = 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .

\*All typical values at  $V_{CC} = 5.0\text{ V}$ ,  $T_A = +25^\circ\text{C}$ .

\*\*Not more than one output should be shorted at a time.

SWITCHING CHARACTERISTICS ( $V_{CC} = 5.0\text{ V}$ ,  $T_A = +25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Test Fig.	Min	Typ	Max	Unit
<b>MTTL GATES</b>						
Propagation Delay Time ( $C_L = 15\text{ pF}$ , $R_L = 400\text{ ohms}$ )		7	—	14	—	ns
Low-to-High-Level Output	$t_{PLH}$		—	6.0	—	
High-to-Low-Level Output	$t_{PHL}$		—	—	—	
<b>OUTPUT TRANSISTORS #</b>						
Switching Times ( $I_C = 200\text{ mA}$ , $I_{B(1)} = 20\text{ mA}$ , $I_{B(2)} = -40\text{ mA}$ , $V_{BE(off)} = -1.0\text{ V}$ , $C_L = 15\text{ pF}$ , $R_L = 50\text{ ohms}$ )		8	—	—	—	ns
Delay Time	$t_d$		—	9.0	—	
Rise Time	$t_r$		—	11	—	
Storage Time	$t_s$		—	14	—	
Fall Time	$t_f$		—	8.0	—	
<b>GATES AND TRANSISTORS COMBINED #</b>						
Propagation Delay Time ( $I_C = 200\text{ mA}$ , $C_L = 15\text{ pF}$ , $R_L = 50\text{ ohms}$ )		9	—	21	—	ns
Low-to-High-Level Output	$t_{PLH}$		—	16	—	
High-to-Low-Level Output	$t_{PHL}$		—	—	—	
Transition Time # ( $I_C = 200\text{ mA}$ , $C_L = 15\text{ pF}$ , $R_L = 50\text{ ohms}$ )		9	—	—	—	ns
Low-to-High-Level Output	$t_{TLH}$		—	7.0	—	
High-to-Low-Level Output	$t_{THL}$		—	8.0	—	

#Voltage and current values are nominal; exact values vary slightly with transistors parameters.

DC TEST CIRCUITS FOR MTTL GATES

FIGURE 1 —  $V_{IH}$ ,  $V_{OL}$





FIGURE 2 —  $V_{IL}$ ,  $V_{OH}$



(Arrows indicate actual direction of current flow. Current into a terminal is a positive value.)

FIGURE 3 —  $I_{IH}$






FIGURE 4 —  $I_{IL}$ ,  $V_{in}$




DC TEST CIRCUITS FOR MTTL GATES (continued)

FIGURE 5 —  $I_{OS}$



Each gate is tested separately


FIGURE 6 —  $I_{CCH}$ ,  $I_{CCL}$



Both gates are tested simultaneously.


(Arrows indicate actual direction of current flow. Current into a terminal is a positive value.)

FIGURE 7 — PROPAGATION DELAY TIMES, EACH GATE




NOTES: A. The pulse generator has the following characteristics:  $t_w = 0.5 \mu s$ ,  $PRR = 1.0 \text{ MHz}$ ,  $z_o \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

VOLTAGE WAVEFORMS



## TEST CIRCUITS (continued)

FIGURE 8 – SWITCHING TIMES, EACH TRANSISTOR



NOTES: A. The pulse generator has the following characteristics:  $t_w = 0.3 \mu s$ , duty cycle  $\leq 1\%$ ,  $z_o \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

## VOLTAGE WAVEFORMS





FIGURE 9 – SWITCHING TIMES, GATE AND TRANSISTOR



NOTES: A. The pulse generator has the following characteristics:  $t_w = 0.5 \mu s$ , FRR = 1.0 MHz,  $z_o \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

## VOLTAGE WAVEFORMS

