

**Single 8/Differential 4 Channel CMOS Analog Multiplexers**

## Features

- Low On Resistance (Typ) ..... 180 $\Omega$
- Wide Analog Signal Range .....  $\pm 15V$
- TTL/CMOS Compatible ..... 2.4V  
(Logic "1")
- Fast Access ..... 250ns
- Fast Settling (0.01%) ..... 600ns
- 44V Maximum Power Supply
- Break-Before-Make Switching
- No Latch-Up
- Replaces DG508A/DG508AA and DG509A/DG509AA

## Applications

- Data Acquisition Systems
- Precision Instrumentation
- Demultiplexing
- Selector Switch

## Description

These monolithic CMOS multiplexers each include an array of eight analog switches, a digital decode circuit for channel selection, a voltage reference for logic thresholds, and an ENABLE input for device selection when several multiplexers are present.

The Dielectric Isolation (DI) process used in fabrication of these devices eliminates the problem of latch-up. Also, DI offers much lower substrate leakage and parasitic capacitance than conventional junction-isolated CMOS (see Application Note 521). Combined with the low ON resistance (180 $\Omega$  typical), these benefits allow low static error, fast channel switching rates, and fast settling.

Switches are guaranteed to break-before-make, so that two channels are never shorted together.

The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum 2.4V for "1" and maximum 0.8V for "0". This allows direct interface without pull-up resistors to signals from most logic families: CMOS, TTL, DTL and some PMOS. For protection against transient overvoltage, the digital inputs include a series 200 $\Omega$  resistor and a diode clamp to each supply.


The HI-508 is an eight channel single-ended multiplexer, and the HI-509 is a four channel differential version. Each device is available in a 16 pin Plastic or Ceramic DIP, a 20 pin Plastic Leaded Chip Carrier (PLCC) or 20 pad Ceramic Leadless Chip Carrier (LCC). If input overvoltage protection is needed, the HI-548/549 multiplexers are recommended.

The HI-508/509 is offered in both commercial and military grades, suitable for space-craft/military applications. For additional Hi-Rel screening including 160 hour burn-in, specify the "-8" suffix. For further information see Application Notes 520 and 521. For MIL-STD-883 compliant parts, request the HI-508/883 or HI-509/883 data sheets.

## Pinouts


HI1-508 (CERAMIC DIP)  
HI3-508 (PLASTIC DIP)

TOP VIEW



HI4-508 (CERAMIC LCC)  
HI4P508 (PLCC)


TOP VIEW



HI1-509 (CERAMIC DIP)


HI3-509 (PLASTIC DIP)

TOP VIEW





HI4-509 (CERAMIC LCC)  
HI4P509 (PLCC)

TOP VIEW



## Functional Diagrams



## Specifications HI-508/509

**Absolute Maximum Ratings** (Note 1)

V <sub>SUPPLY(+)</sub> to V <sub>SUPPLY(-)</sub>	.....	44V	Continuous Current, S or D:	.....	20mA
V <sub>SUPPLY(+)</sub> to GND	.....	22V	Peak Current, S or D	(Pulsed at 1ms, 10% duty cycle max):	40mA
V <sub>SUPPLY(-)</sub> to GND	.....	25V	Junction Temperature	.....	+175°C
Digital Input Overvoltage			Operating Temperature Ranges:		
+V <sub>EN</sub> , +V <sub>A</sub>	.....	+V <sub>SUPPLY</sub> +4V	HI-508/509-2, -8	.....	-55°C to +125°C
-V <sub>EN</sub> , -V <sub>A</sub>	.....	-V <sub>SUPPLY</sub> -4V	HI-508/509-4	.....	-25°C to +85°C
or 20mA, whichever occurs first			HI-508/509-5	.....	0°C to +75°C
Analog Signal Overvoltage (Note 7)			Storage Temperature Range	.....	-65°C to +150°C
+V <sub>S</sub>	.....	+V <sub>SUPPLY</sub> +2V			
-V <sub>S</sub>	.....	-V <sub>SUPPLY</sub> -2V			

**Electrical Specifications** Unless Otherwise Specified:Supplies = +15V, -15V; V<sub>AH</sub> (Logic Level High) = +2.4V;V<sub>AL</sub> (Logic Level Low) = +0.8V. For Test Conditions, consult Performance Characteristics Section.

PARAMETER	TEMP.	HI-508/HI-509 -2, -8			HI-508/509 -4, -5			UNITS
		MIN.	Typ.	MAX.	MIN.	Typ.	MAX.	
<b>ANALOG CHANNEL CHARACTERISTICS</b>								
*V <sub>s</sub> , Analog Signal Range	Full	-15	180	+15	-15	180	+15	V
*R <sub>ON</sub> , On Resistance (Note 2)	+25°C		300		+25°C	400	500	Ω
△R <sub>ON</sub> , Any Two Channels	Full		400		5	5	500	%
*I <sub>S</sub> (OFF), Off Input Leakage Current (Note 3)	+25°C	0.03	50		+25°C	0.03	50	nA
*I <sub>D</sub> (OFF), Off Output Leakage Current (Note 3)	+25°C	0.3	50		+25°C	0.3	50	nA
HI-508	Full		200		HI-508	200	200	nA
HI-509	Full		100		HI-509	100	100	nA
*I <sub>D</sub> (ON), On Channel Leakage Current (Note 3)	+25°C	0.3	200		+25°C	0.3	200	nA
HI-508	Full		100		HI-508	100	100	nA
HI-509	Full		50		HI-509	50	50	nA
*IDIFF, Differential Off Output Leakage Current (HI-509 Only)								
<b>DIGITAL INPUT CHARACTERISTICS</b>								
*V <sub>AL</sub> , Input Low Threshold	Full		0.8		Full	0.8	0.8	V
*V <sub>AH</sub> , Input High Threshold	Full	2.4		2.4	Full	2.4	2.4	V
*I <sub>A</sub> , Input Leakage Current (High or Low) (Note 4)	Full		1.0		Full	1.0	1.0	μA
<b>SWITCHING CHARACTERISTICS</b>								
*t <sub>A</sub> , Access Time	+25°C		250	500	+25°C	250	1000	ns
	Full			1000				
*t <sub>OPEN</sub> , Break-Before-Make Interval	+25°C	25	80		+25°C	80	1000	ns
*t <sub>ON</sub> (EN), Enable Turn-On	+25°C		250	500	+25°C	250	ns	ns
	Full			1000				
*t <sub>OFF</sub> (EN), Enable Turn-Off	+25°C		250	500	+25°C	250	1000	ns
	Full			1000				
t <sub>S</sub> , Settling Time to 0.1% to 0.01%	+25°C		360		+25°C	360	ns	
	+25°C		600		+25°C	600	ns	
*Off Isolation* (Note 5)	+25°C	50	68		+25°C	68	68	dB
CS (OFF), Channel Input Capacitance	+25°C		5		+25°C	5	5	pF
CD (OFF), Channel Output Capacitance	+25°C		22		+25°C	22	22	pF
HI-508	+25°C		11		+25°C	11	11	pF
CA, Digital Input Capacitance	+25°C		5		+25°C	5	5	pF
CDS (OFF), Input to Output Capacitance	+25°C		.08		+25°C	.08	.08	pF
<b>POWER REQUIREMENTS</b>								
*I <sub>+</sub> , Positive Supply Current (Note 6)	Full		1.5	2.4		1.5	2.4	mA
*I <sub>-</sub> , Negative Supply Current (Note 6)	Full		0.4	1		0.4	1	mA
P <sub>D</sub> , Power Dissipation	Full		51		Full	51	51	mW

\*100% tested for Dash 8. Leakage currents not tested at -55°C.

## NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
  - V<sub>OUT</sub> = ±10V, I<sub>OUT</sub> = -1mA.
  - Ten nanoamps is the practical lower limit for high speed measurement in the production test environment.
  - Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1nA at 25°C.
5. V<sub>EN</sub> = 0.8V, R<sub>L</sub> = 1K, C<sub>L</sub> = 15pF, V<sub>S</sub> = 7V<sub>RMS</sub>, f = 100kHz. Worst case isolation occurs on channel 4 due to proximity of the output pins.
6. V<sub>EN</sub>, V<sub>A</sub> = 0V or 2.4V.
7. Signal voltage at any analog input or output (S or D) will be clamped to the supply rail by internal diodes. Limit the resulting current as shown under absolute maximum ratings. If an overvoltage condition is anticipated (analog input exceeds either power supply voltage), the Harris HI-548/549 multiplexers are recommended.

## TRUTH TABLES

HI-508

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	"ON" CHANNEL
X	X	X	L	NONE
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8








HI-509

A <sub>1</sub>	A <sub>0</sub>	EN	"ON" CHANNEL PAIR
X	X	L	NONE
L	L	H	1
L	H	H	2
H	L	H	3
H	H	H	4




## HI-508/509

**Performance Characteristics and Test Circuits**





Unless Otherwise Specified;  $T_A = 25^\circ\text{C}$ ,  $V_{\text{Supply}} = \pm 15\text{ V}$ ,  
 $V_{\text{AH}} = 2.4\text{ V}$ ,  $V_{\text{AL}} = 0.8\text{ V}$ .

**TEST CIRCUIT NO. 1****ON RESISTANCE vs. ANALOG INPUT VOLTAGE, TEMPERATURE****ON RESISTANCE vs. INPUT SIGNAL LEVEL, SUPPLY VOLTAGE****NORMALIZED ON RESISTANCE vs. SUPPLY VOLTAGE****LEAKAGE CURRENT VS. TEMPERATURE****TEST CIRCUIT NO. 2\*****TEST CIRCUIT NO. 4\*****TEST CIRCUIT NO. 3\***



\*Two measurements per channel:  
 $+10\text{V}/-10\text{V}$  and  $-10\text{V}/+10\text{V}$ .  
 (Two measurements per device for  $I_{\text{D}}(\text{OFF})$ :  
 $+10\text{V}/-10\text{V}$  and  $-10\text{V}/+10\text{V}$ .)

**LOGIC THRESHOLD vs. POWER SUPPLY VOLTAGE****POWER SUPPLY CURRENT vs. TEMPERATURE****OFF ISOLATION vs. FREQUENCY**



## HI-508/509




**Performance Characteristics and Test Circuits (continued)****ON CHANNEL CURRENT vs. VOLTAGE****TEST CIRCUIT NO. 5****ON CHANNEL CURRENT vs. VOLTAGE****SUPPLY CURRENT vs. TOGGLE FREQUENCY****TEST CIRCUIT NO. 6****SUPPLY CURRENT vs. TOGGLE FREQUENCY**

\*Similar connection for HI-509




**ACCESS TIME vs. LOGIC LEVEL (HIGH)****TEST CIRCUIT NO. 7****ACCESS TIME vs. LOGIC LEVEL (HIGH)**

\*Similar connection for HI-509



**Switching Wave****ACCESS TIME**

**Switching Waveforms (continued)****TEST CIRCUIT NO. 8****ADDRESS DRIVE****BREAK-BEFORE-MAKE DELAY (tOPEN)****BREAK-BEFORE-MAKE DELAY(tOPEN)**




\*Similar connection for HI-509

**ENABLE DRIVE****TEST CIRCUIT NO. 9****ENABLE DELAY (tON(EN),tOFF(EN))****ENABLE DELAY (tON(EN),tOFF(EN))**


\*Similar connection for HI-509

**Schematic Diagrams****ADDRESS DECODER**Delete A<sub>2</sub> or Ā<sub>2</sub>  
Input for HI-509**ADDRESS INPUT BUFFER LEVER SHIFTER**All N-Channel Bodies to V-  
All P-Channel Bodies to V+ Unless Otherwise Indicated

## HI-508/509

**Schematic Diagrams (continued)****TTL REFERENCE CIRCUIT****MULTIPLEX SWITCH****Applications****32 CHANNEL BUFFERED MULTIPLEXER** \*HI-508

\*Optional; Provides Greater Isolation for AC Signals.

**Applications (continued)****ONE OF 8 DECODER****Die Characteristics**

Transistor Count .....	243	
Die Dimensions .....	81.9 x 90.2 mils	
Substrate Potential* .....	-V <sub>SUPPLY</sub>	
Process .....	CMOS-DI	
Thermal Constants (°C/W)	$\theta_{ja}$	$\theta_{jc}$
Ceramic DIP	110	41
Plastic DIP	80	31
Ceramic LCC	82	24

\*The substrate appears resistive to the -V<sub>SUPPLY</sub> terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V<sub>SUPPLY</sub> potential.

**Ordering Information**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HI1-0508-5	0°C to +75°C	16-Pin CERDIP
HI3-0508-5	0°C to +75°C	16-Pin Plastic DIP
HI1-0508-4	-25°C to +85°C	16-Pin CERDIP
HI1-0508-2	-55°C to +125°C	16-Pin CERDIP
HI4P0508-5	0°C to +75°C	20-Pin PLCC
HI1-0508-7	0°C to +75°C + 96 Hr. Burn-In	16-Pin CERDIP
HI9P0508-9	-40°C to +85°C	16-Pin SOIC
HI9P0508-5	0°C to +75°C	16-Pin SOIC
HI1-0509-4	-25°C to +85°C	16-Pin CERDIP
HI1-0509-5	0°C to +75°C	16-Pin CERDIP
HI3-0509-5	0°C to +75°C	16-Pin Plastic DIP
HI4P0509-5	0°C to +75°C	20-Pin PLCC
HI1-0509-2	-55°C to +125°C	16-Pin CERDIP
HI1-0509-7	0°C to +75°C + 96 Hr. Burn-In	16-Pin CERDIP