

27C64/87C64 64K (8K x 8) CHMOS PRODUCTION AND UV ERASABLE PROMS

- CHMOS Microcontroller and Microprocessor Compatible
 - 87C64-Integrated Address Latch
 - Universal 28 Pin Memory Site, 2-line Control
- Low Power Consumption
 100 µA Maximum Standby Current
- Noise Immunity Features
 - ± 10% V_{CC} Tolerance
 - Maximum Latch-up Immunity
 Through EPI Processing

- High Performance Speeds— 150 ns Maximum Access Time
- New Quick-Pulse Programming™ Algorithm (1 second programming)
- Available in 28-Pin Cerdip and Plastic DIP Package and 32-Lead PLCC Package.

(See Packaging Spec, Order #231369)

Intel's 27C64 and 87C64 CHMOS EPROMs are 64K bit 5V only memories organized as 8192 words of 8 bits. They employ advanced CHMOS*II-E circuitry for systems requiring low power, high performance speeds, and immunity to noise. The 87C64 has been optimized for multiplexed bus microcontroller and microprocessor compatibility while the 27C64 has a non-multiplexed addressing interface and is plug compatible with the standard Intel 2764A (HMOS II-E).

The 27C64 and 87C64 are offered in both a ceramic DIP, Plastic DIP, and Plastic Leaded Chip Carrier (PLCC) Packages. Cerdip packages provide flexibility in prototyping and R&D environments, whereas Plastic DIP and PLCC EPROMs provide optimum cost effectiveness in production environments. A new Quick-Pulse ProgrammingTM Algorithm is employed which can speed up programming by as much as one hundred times.

The 87C64 incorporates an address latch on the address pins to minimize chip count in multiplexed bus systems. Designers can eliminate an external address latch by tieing address and data pins of the 87C64 directy to the processor's multiplexed address/data pins. On the falling edge of the ALE input (ALE/ $\overline{\text{CE}}$), address information at the address inputs (A₀-A₁₂) of the 87C64 is latched internally. The address inputs are then ignored as data information is passed on the same bus.

The highest degree of protection against latch-up is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins from -1V to $V_{CC} + 1V$.

*HMOS and CHMOS are patented processes of Intel Corporation.




Figure 1. Block Diagram

October 1989 Order Number: 290000-009

290000-1

Principal action possible and



Pin Names

A ₀ -A ₁₂	ADDRESSES
O ₀ -O ₇	OUTPUTS
ŌĒ	OUTPUT ENABLE
CE	CHIP ENABLE
ALE/CE	ACCRESS LATCH ENABLE /CHIP ENABLE
PGM	PROGRAM STROBE
N.C.	NO CONNECT
D.U.	DON'T USE

27512 27C512	27256 27C256	27128A 27C128	2732A	2716
A ₁₅	V _{PP}	V _{PP}	,	
A ₁₂	A ₁₂	A ₁₂		
A7	A ₇	A ₇	A ₇	A ₇
A ₆	A ₆	A ₆	A ₆	A ₆
A ₅	A ₅	A ₅ .	A ₅	A ₅
A ₄	. A₄	A ₄	A ₄	A ₄
A ₃	A ₃	A ₃	A ₃	A ₃
A ₂	A ₂	A ₂	A ₂	A ₂
A ₁	Α1	A ₁	A ₁	A ₁
A ₀	A ₀	A ₀	A ₀	A _O
Oo	O ₀	O ₀	00	00
01	01	01	01	01
O ₂	O ₂	02	02	02
GND	GND	GND	GND	GND

27C64/87C64 P27C64/P87C64

Vpp A 12 A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	2 3 4 5 6 7 8 9 10 11 12	28 3 YCC 28 3 H.C. 25 3 As 24 3 As 23 3 A1 22 3 0cc 21 3 A10 20 3 Ccc. 19 3 O7 18 3 Os 17 3 Os 16 3 Os
		15 🗖 03

2716	2732A	27128A 27C128	27256 27C256	27512 27C512
V _{CC} A ₈ A ₉ V _{PP} OE A ₁₀ CE O ₇ O ₆ O ₅ O ₄ O ₃	V _{CC} A8 A9 A11 ŌE/V _{PP} A10 CE O7 O6 O5 O4	V _{CC} PGM A ₁₃ A ₈ A ₉ A ₁₀ OE O ₇ O ₆ O ₅ O ₄ O ₃	VCC A14 A13 A8 A9 A11 ŌE A10 OE O7 O6 O5 O4 O3	VCC A14 A13 A8 A9 A11 OE/VPP A10 CE O7 O6 O5 O4 O3

290000-2

NOTE:

Intel "Universal Site" Compatible EPROM Pin Configurations are shown in the adjacent blocks to 27C64 Pins.
Shaded Areas represent the 87C64 version

Figure 2. Pin Configuration




Figure 3. PLCC(N) Lead Configuration

290000-11



Extended Temperature (Express) EPROMs

The Intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications.

EXPRESS EPROM products are available with 168 ± 8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to +85°C) EXPRESS products are also available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.

EXPRESS EPROM Product Family

PRODUCT DEFINITIONS

Туре	Operating Temperature (°C)	Burn-in 125°C (hr)
Q	0 to +70	168 ±8
Т	-40 to +85	NONE
L	-40 to +85	168 ±8

EXPRESS Options

27C64/87C64 Versions

Pac	Packaging Options							
Speed Versions	Cerdip	PLCC						
-1	Q (27)							
-20	T, L, Q	Т						

READ OPERATION


D.C. CHARACTERISTICS

Electrical Parameters of EXPRESS EPROM products are identical to standard EPROM parameters except for:

Symbol	Parameter		27C64 87C64		Test Conditions
•,				Max	
I _{SB}	V _{CC} Standby Current (mA)	CMOS		0.1	$\overline{CE} = V_{CC}, \overline{OE} = V_{IL}$
		TTL		1.0	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$
I _{CC1} ⁽¹⁾	V _{CC} Active Current (mA)	TTL		20, 30	OE = CE = V _{IL}
1	V _{CC} Active Current at High Temperature	ΠL		20, 30	OE = CE = V _{IL} V _{PP} = V _{CC} , T _{ambient} = 85°C

NOTE

1. See notes 4 and 6 of Read Operation D.C. Characteristics.





ABSOLUTE MAXIMUM RATINGS*

Operating Temperature During Read0°C to +70°C(2)
Temperature Under Bias 10°C to +80°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground – 2.0V to 7V(1)
Voltage on Pin A ₉ with Respect to Ground $-2.0V$ to $+13.5V$ ⁽¹⁾
V_{PP} Supply Voltage with Respect to Ground During Programming2.0V to +14V(1)
Voc Supply Voltage with

Respect to Ground-2.0V to $+7.0V^{(1)}$

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION D.C. CHARACTERISTICS $0^{\circ}C \le T_A \le +70^{\circ}C$

Symbol	Parameter		Notes	Min	Typ(3)	Max	Unit	Test Condition	
- <u> </u>	Input Leakage Current				0.01	1.0	μΑ	$V_{IN} = 0V \text{ to } V_{CC}$	
ILO	Output Leakage Current					±10	μΑ	$V_{OUT} = 0V \text{ to } V_{CC}$	
I _{PP1}	V _{PP} Current Read		6			100	μΑ	$V_{PP} = V_{CC}$	
I _{SB}	V _{CC} Current Standby	CMOS	5			100	μΑ	CE = V _{CC}	
	with Inputs—	TTL	4			1.0	mΑ	CE = V _{IH}	
I _{CC1}	V _{CC} Current Active	-	4, 6			20, 30		$\overrightarrow{CE} = V_{IL}$ f = 5 MHz, $I_{OUT} = 0$ mA	
V _{IL}	Input Low Voltage (±10% (TTL)	Supply)		0.5		0.8			
	Input Low Voltage (CMOS)			-0.2		0.2	V	V _{PP} = V _{CC}	
VIH	Input High Voltage(±10%	Supply)		2.0		V _{CC} +0.5		$V_{PP} = V_{CC}$	
	Input High Voltage (CMOS)			V _{CC} -0.2		V _{CC} +0.2	\ \	VPP - VCC	
VOL	Output Low Voltage					0.45	V	l _{OL} = 2.1 mA	
V _{OH}	Output High Voltage			3.5			V	$I_{OH} = -2.5 \text{ mA}$	
los	Output Short Circuit Curren	t	7			100	mΑ		
V _{PP}	V _{PP} Read Voltage		8	V _{CC} −0.7		V _{CC}	<u> </u>		

NOTES:

- 1. Minimum D.C. input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum D.C. Voltage on output pins is $V_{CC} + 0.5 V$ which may overshoot to $V_{CC} + 2 V$ for periods less than 20 ns.
- Operating temperature is for commercial product defined by this specification. Extended temperature options are available in EXPRESS and Military version.
- 3. Typical limits are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.
- 4. 20 mA for STD and -3 versions; 30 mA for -2 and 150 ns versions.
 - VIII, VIH levels at TTL inputs.

- 5. ALE/ \overline{CE} or \overline{CE} is V_{CC} \pm 0.2V. All other inputs can have any value within spec.
- 6. Maximum Active power usage is the sum Ipp + I_{CC}. The maximum current value is with Outputs O_0 to O_7 unloaded. 7. Output shorted for no more than one second. No more than one output shorted at a time. I_{OS} is sampled but not 100% tested.
- 8. V_{PP} may be one diode voltage drop below V_{CC}. It may be connected directly to V_{CC}.



READ OPERATION


A.C. CHARACTERISTICS 27C64(1) $0^{\circ}C \le T_A \le +70^{\circ}C$

	V _{CC} ±5%		P27C64-1 P27C64-2		C64-2	27C64 N27C64 27C64-25			
. '	Versions (3)	V _{CC} ± 10% 27C64-15 27C64- N27C64-15 N27C64-15 P27C64		64-20	Unit				
Symbol	Characte	eristic	Min	Max	Min	Max	Min	Max	
tACC	Address to Output I	Delay		150		200		250	ns
t _{CE}	CE to Output Delay			150		200		250	ns
toE	OE to Output Delay	,		75		75		100	ns
t _{DF} (2)	OE High to Output I	High Z		35		55		60	ns
t _{OH} (2)	Output Hold from A or OE Change-White	•	0		0		0		ns

NOTES:

- 1. A.C. characteristics tested at V_{IH} = 2.4V and V_{IL} = 0.45V. Timing measurements made at V_{OL} = 0.8V and V_{OH} = 2.0V.
- 2. Guaranteed and sampled.
- 3. Model Number Prefixes: No prefix = Cerdip; P = Plastic DIP; N = PLCC.

A.C. WAVEFORMS 27C64



- Typical values are for T_A = 25°C and nominal supply voltages.
 This parameter is only sampled and is not 100% tested.
- 3. $\overline{\text{OE}}$ may be delayed up to $t_{\text{CE}}-t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .




A.C. CHARACTERISTICS 87C64(1) $0^{\circ}C \le T_A \le +70^{\circ}C$

Versions (3)		V _{CC} ±5%		87C64-1 N87C64-1		64-2 C64-2	87C64 N87C64 87C64-25 N87C64-25		Unit
versions	(3)	V _{CC} ± 10%			87C64-20 N87C64-20				
Symbol	Symbol Parameter		Min	Max	Min	Max	Min	Max	<u> </u>
tLL	Chip Deselect Width		50		50		60		ns
t _{AL}	Address to CE-Latch	Set-up	7		20		25	<u></u>	ns
[†] LA	Address Hold from Cl	E-LATCH	30		45		50		ns
tACL	CE-Latch Access Tim	ю		150		200		250	ns
t _{OE}	Output Enable to Out	put Valid		75		75		100	ns
t _{COE}	ALE/CE to Output En	able	30		45		50		ns
t _{CHZ} (2)	Chip Deselect to Outp	out in High Z		45		50		60	ns
t _{OHZ} (2)	Output Disable to Out in High Z	tput		35		50		60	ns

NOTES:

- 1. A.C. characteristics tested at V_{IH} = 2.4V and V_{IL} = 0.45V. Timing measurements made at V_{OL} = 0.8V and V_{OH} = 2.0V.
- 2. Guaranteed and sampled.
- 3. Model Number Prefixes: No prefix = Cerdip; N = PLCC.

A.C. WAVEFORMS 97C64




CAPACITANCE(1) TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Max	Unit	Conditions
CIN	Address/Control Capacitance	6	pF	$V_{IN} = 0V$
COUT	Output Capacitance	12	рF	$V_{OUT} = 0V$

NOTE:


1. Sampled. Not 100% tested.

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.8V for a Logic "0".

A.C. TESTING LOAD CIRCUIT





DEVICE OPERATION

The modes of operation of the 27C64/87C64 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for VPP and 12V on Ag for inteligent Identifier mode.

Table 1. Mode Sejection for 27C64 and 87C64

Pins	ALE/GE	ŌĒ	PGM	Ag	Ao	V _{PP}	Vcc	Outputs
Mode	CÉ		(7)		0	(7)	• • • • •	Ou.pu.
Read	V _{IL}	V _{IL}	V _{IH}	χ(1)	Х	Vcc	5.0V	D _{OUT}
Output Disable	V _{IL}	V _{IH}	VIH	Х	Х	Vcc	5.0V	High Z
Standby	V _{IH}	X	Х	Х	Х	Vcc	5.0V	High Z
Programming	V _{IL}	V _{IH}	V _{IL}	Х	Х	(4)	(4)	D _{IN}
Program Verify	VIL	V _{IL}	VIH	х	Х	(4)	(4)	D _{OUT}
Program Inhibit	V _{IH}	Х	Х	X	Х	(4)	(4)	HIGH Z
inteligent Identifier ⁽³⁾ -Manufacturer	V _{IL}	V _{IL}	V _{IH}	V _H (2)	V _{IL}	V _{CC}	V _{CC}	89 H (6) 88 H (6)
inteligent Identifier ⁽³⁾ -27C64	V _{IL}	V _{IL}	V _{IH}	V _H (2)	VIH	V _{CC}	V _{CC}	07 H
inteligent Identifier(3, 5) -87C64	V _{IL}	V _{IL}	V _{iH}	V _H (2)	V _{IH}	V _{CC}	V _{CC}	37 H

NOTES:

- 1. X can be V_{IL} or V_{IH} . 2. V_{H} = 12.0V \pm 0.5V.
- 3. $A_1 A_8$, $A_{10-12} = V_{IL}$.
- See Table 2 for V_{CC} and V_{PP} voltages.
- 5. ALE/CE has to be toggled in order to latch in the addresses and read the signature codes.
- 6. The Manufacturer's identifier reads 89H for Cerdip devices; 88H for Plastic DIP and PLCC devices.
- In Read Mode tie PGM and V_{PP} to V_{CC}.

Read Mode: 27C64

The 27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output enable (OE) is the output control and should be used to gate data from the output pins. Assuming that addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs after a delay of toe from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least tacc-toe.

Read Mode: 87C64

The 87C64 was designed to reduce the hardware interface requirements when incorporated in processor systems with multiplexed address-data busses. Chip count (and therefore power and board space) can be minimized when the 87C64 is designed as shown in Figure 4. The processor's multiplexed bus (AD₀₋₇) is tied to both address and data pins of the 87C64. All address inputs of the 87C64 are latched when ALE/CE is brought low, thus eliminating the need for a separate address latch.



The 87C64 internal address latch is directly enabled through the use of the ALE/ $\overline{\text{CE}}$ line. As the transition occurs on the ALE/ $\overline{\text{CE}}$ from the TTL high to the low state, the last address presented at the address pins is retained. Data is then enabled onto the bus from the EPROM by the $\overline{\text{OE}}$ pin.




Figure 4. 80C31 with 87C64 System Configuration

Standby Mode

The 27C64 and 87C64 have Standby modes which reduce the maximum V_{CC} current to 100 μ A. Both are placed in the Standby mode when \overline{CE} or ALE/ \overline{CE} are in the CMOS-high state. When in the Standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, $\overline{\text{CE}}$ (or ALE/ $\overline{\text{CE}}$) should be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ should be made a common connection to all devices in the array and connected to the $\overline{\text{READ}}$ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient and inductive current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor for low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effect of PC board-traces.

PROGRAMMING MODES

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all bits of the EPROM are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The device is in the programming mode when V_{PP} is raised to its programming voltage (See Table 2) and \overline{CE} (or ALE/ \overline{CE}) and \overline{PGM} are both at TTL low and $\overline{OE} = V_{IH}$. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Program Inhibit

Programming of multiple EPROMS in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level \overline{CE} (or ALE/ \overline{CE}) or \overline{PGM} input inhibits the other devices from being programmed.



Except for $\overline{\text{CE}}$ (or ALE/ $\overline{\text{CE}}$), all like inputs (including $\overline{\text{OE}}$) of the parallel EPROMs may be common. A TTL low-level pulse applied to the $\overline{\text{PGM}}$ input with V_{PP} at its programming voltage and $\overline{\text{CE}}$ (or ALE/ $\overline{\text{CE}}$) = V_{IL} will program the selected device.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with \overline{OE} and \overline{CE} (or ALE/ \overline{CE}) at V_{IL} , \overline{PGM} at V_{IH} , and V_{CC} and V_{PP} at their programming voltages. Data should be verified a minimum of t_{OE} after the falling edge of \overline{OE} .

inteligent IdentifierTM Mode

The int_eligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C $\pm 5^{\circ}$ C ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the EPROM. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during the intelligent identifier Mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. These two identifier bytes are given in Table 1. ALE/ \overline{CE} of the 87C64 has to be toggled in order to latch in the addresses and read the Signature Codes.

ERASURE CHARACTERISTICS (FOR CERDIP EPROMS)

The erasure characteristics are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the EPROM in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the device is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an EPROM can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 μW/cm²). Exposure of the device to high intensity UV light for longer periods may cause permanent damage.

CHMOS NOISE CHARACTERISTICS

Special EPI processing techniques have enabled Intel to build CHMOS with features adding to system reliability. These include input/output protection to latch-up. Each of the data and address pins will not latch-up with currents up to 100 mA and voltages from $-1\mbox{V}$ to \mbox{V}_{CC} + $1\mbox{V}$.

Additionally, the V_{PP} (programming) pin is designed to resist latch-up to the 14V maximum device limit.






Figure 5. Quick-Pulse Programming™ Algorithm

Quick-Pulse Programming™ Algorithm

Intel's 27C64 and 87C64 EPROMs can now be programmed using the Quick-Pulse Programming Algorithm, developed by Intel to substantially reduce the throughput time in the production environment. This algorithm allows these devices to be programmed in under one second, almost a hundred fold improvement over previous algorithms. Actual programming time is a function of the PROM programmer being used.

The Quick-Pulse Programming Algorithm uses initial pulses of 100 microseconds followed by a byte veri-

fication to determine when the address byte has been successfully programmed. Up to 25 100 μ s pulses per byte are provided before a failure is recognized. A flowchart of the Quick-Pulse Programming Algorithm is shown in Figure 5.

For the Quick Pulse Programming Algorithm, the entire sequence of programming pulses and byte verifications is performed at $V_{\rm CC}=6.25 V$ and $V_{\rm PP}$ at 12.75V. When programming of the EPROM has been completed, all bytes should be compared to the original data with $V_{\rm CC}=V_{\rm PP}=5.0 V$.



D.C. PROGRAMMING CHARACTERISTICS (27C64/87C64) $T_A = 25^{\circ}C \pm 5^{\circ}C$

Table 2

Symbol	Parameter		Limits	Test Conditions	
	raiametei	Min	Max	Unit	(Note 1)
ILI	Input Current (All Inputs)		1.0	μА	$V_{IN} = V_{IL} \text{ or } V_{IH}$
V _{IL}	Input Low Level (All Inputs)	-0.1	0.8	V	
V _{IH}	Input High Level	2.0	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage During Verify		0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	3.5		٧	$I_{OH} = -2.5 \text{mA}$
I _{CC2} (3)	V _{CC} Supply Current		30	mA	
IPP2 ⁽³⁾	V _{PP} Supply Current (Program)		30	mA	CE = VIL
V _{ID}	A ₉ inteligent Identifier Voltage	11.5	12.5	٧	
V _{PP}	Programming Voltage	12.5	13.0	V	
Vcc	Supply Voltage During Programming	6.0	6.5	V	

A.C. PROGRAMMING CHARACTERISTICS 27C64

 $T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, See Table 2 for V_{CC} and V_{PP} Voltages

Symbol	Parameter		Conditions			
Эунион	Faranteter	Min	Тур	Max	Unit	(Note 1)
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
t _{DS}	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0			μs	
t _{DH}	Data Hold Time	2			μs	
t _{DFP}	OE High to Output Float Delay	0		130	ns	(Note 2)
t _{VPS}	V _{PP} Setup Time	2			μs	
t _{VCS}	V _{CC} Setup Time	2			μs	
t _{CES}	CE Setup Time	2			μs	
t _{PW}	PGM Program Pulse Width	95	100	105	μs	Quick-Pulse
t _{OE}	Data Valid from OE			150	ns	

A.C. CONDITIONS OF TEST


Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	2.4V
Input Timing Reference Level0.8V and	2.0V
Output Timing Reference Level 0.8V and	3.5V

NOTES:

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}
- This parameter is only sampled and is not 100% tested.Output Float is defined as the point where data is no longer driven—see timing diagram.
- 3. The maximum current value is with outputs O_0 to O_7 Unloaded.



PROGRAMMING WAVEFORMS 27C64



- 1. The Input Timing Reference Level is 0.8V for V_{IL} and 2V for a V_{IH}.
 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 3. When programming the 27C64, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients which can damage the device.




A.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$, See Table 2 for V_{CC} and V_{PP} Voltages.

Symbol	Parameter	Limits			Unit	Conditions
	T di di di di	Min Typ		Max		Conditions
t _{VPS}	V _{PP} Setup Time	2			μs	
tvcs	V _{CC} Setup Time	2			μs	
t _{LL}	Chip Deselect Width	2			μs	
t _{AL}	Address to Chip Select Setup	1			μs	,
tLA	Address Hold from Chip Select	1			μs	
tpw	PGM Pulse Width	95	100	105	μs	Quick-Pulse
t _{DS}	Data Setup Time	2			μs	
t _{DFP}	OE High to Data Float	0		130	ns	
toes	Output Enable Setup Time	2			μs	
toE	Data Valid from Output Enable			150	ns	
t _{DH}	Data Hold Time	2			μs	
tCES	CE Setup Time	2			μs	

NOTE:

PROGRAMMING WAVEFORMS 87C64



NOTE:

1. 12.75V VPP & 6.25V VCC for Quick-Pulse Programming Algorithm.

^{1.} Programming tolerances and test conditions are the same as 27C64.



REVISION HISTORY

Number	Description				
09	Revised DIP and PLCC pin configurations. Revised Express options. Deleted -3 and -30 speed bins. Deleted Plastic DIP 87C64 Option.				