



Integrated Device Technology, Inc.

3.3V CMOS 18-BIT REGISTERED TRANSCEIVER

IDT74FCT163501/A/C

FEATURES:

- 0.5 MICRON CMOS Technology
- **Typical $t_{sk(o)}$ (Output Skew) < 250ps**
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP and 15.7 mil pitch TVSOP
- Extended commercial range of -40°C to $+85^\circ\text{C}$
- $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range or
 $V_{cc} = 2.7$ to 3.6V , Extended Range
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components


DESCRIPTION:

The FCT163501/A/C 18-bit registered transceivers are built using advanced dual metal CMOS technology. These

high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using $\overline{\text{OEBA}}$, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT163501/A/C have series current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times-reducing the need for external series terminating resistors.

FUNCTIONAL BLOCK DIAGRAM



2776.drw.01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max.	VIN = VCC – 0.6V ⁽³⁾	—	2.0	30	μA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open $OEAB = \overline{OEBA} = Vcc$ or GND 50% Duty Cycle One Input Toggling	VIN = VCC VIN = GND	—	60	100	$\mu A / MHz$
I_C	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open $f_{CP} = 10MHz$ (CLKAB) 50% Duty Cycle $OEAB = \overline{OEBA} = Vcc$ $LEAB = GND$ $f_i = 5MHz$ 50% Duty Cycle One Bit Toggling	VIN = VCC VIN = GND	—	0.6	1.0	mA
			VIN = VCC – 0.6V VIN = GND	—	0.6	1.0	
			VIN = VCC VIN = GND	—	3.0	5.0 ⁽⁵⁾	
			VIN = VCC – 0.6V VIN = GND	—	3.0	5.3 ⁽⁵⁾	

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25°C ambient.
3. Per TTL driven input; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

2776 tbl 08

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$

I_{CC} = Quiescent Current (I_{CCL} , I_{CH} and I_{CZ})

ΔI_{CC} = Power Supply Current for a TTL High Input

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N_{CP} = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽⁴⁾

Symbol	Parameter	Condition⁽¹⁾	FCT163501		FCT163501A		FCT163501C	
			Min.⁽²⁾	Max.	Min.⁽²⁾	Max.	Min.⁽²⁾	Max.
fMAX	CLKAB or CLKBA frequency	CL = 50pF RL = 500Ω	—	100	—	150	—	150
tPLH	Propagation Delay Ax to Bx or Bx to Ax		1.5	6.5	1.5	5.1	1.5	4.6
tPHL	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	7.5	1.5	5.6	1.5	5.3
tPLH	Propagation Delay CLKBA to Ax, CLKAB to Bx		1.5	8.0	1.5	5.6	1.5	5.3
tPZH	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	8.0	1.5	6.0	1.5	5.6
tPZL	Output Disable Time OEBA to Ax, OEAB to Bx		1.5	7.5	1.5	5.6	1.5	5.2
tPHZ	Set-up Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		4.0	—	3.0	—	3.0	—
tH	Hold Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	0	—
tsu	Set-up Time HIGH or LOW Ax to LEAB, Bx to LEBA	Clock LOW	4.0	—	3.0	—	3.0	—
		Clock HIGH	1.5	—	1.5	—	1.5	—
tH	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA		1.5	—	1.5	—	1.5	—
tw	LEAB or LEBA Pulse Width HIGH ⁽⁵⁾		3.0	—	3.0	—	3.0	—
tw	CLKAB or CLKBA Pulse Width HIGH or LOW ⁽⁵⁾		3.0	—	3.0	—	3.0	—
tsk(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ± 0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
5. This parameter is guaranteed but not tested.

2776 tbl 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2776 drw 05

SWITCH POSITION


Test	Switch
Open Drain	6V
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


2776 Ink 08

SET-UP, HOLD AND RELEASE TIMES




2776 drw 06

PULSE WIDTH




2776 drw 07

PROPAGATION DELAY



2776 drw 08

ENABLE AND DISABLE TIMES




2776 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
3. If V_{cc} is below 3V, input voltage swings should be adjusted not to exceed V_{cc} .

ORDERING INFORMATION



2776 drw 10