HIGH-SPEED 3.3V 512K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

IDT70V7339S

Features:

- **512K x 18 Synchronous Bank-Switchable Dual-ported SRAM Architecture**
  - *64 independent 8K x 18 banks*
  - *9 megabits of memory on chip*
- **Bank access controlled via bank address pins**
- **High-speed data access**
  - *Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz) (max.)*
  - *Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)*
- **Selectable Pipelined or Flow-Through output mode**
- **Counter enable and repeat features**
- **Dual chip enables allow for depth expansion without additional logic**
- **Full synchronous operation on both ports**
  - *5ns cycle time, 200MHz operation (14Gbps bandwidth)*
  - *Fast 3.4ns clock to data out*
  - *1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MHz*
  - *Data input, address, byte enable and control registers*
  - *Self-timed write allows fast cycle time*
- **Separate byte controls for multiplexed bus and bus matching compatibility**
- **LVTTL- compatible, 3.3V (±150mV) power supply for core**
- **LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port**
- **Industrial temperature range (-40°C to +85°C) is available at 166MHz and 133MHz**
- **Available in a 144-pin Thin Quad Flatpack (TQFP), 208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball Grid Array (BGA)**
- **Supports JTAG features compliant with IEEE 1149.1**
  - *Due to limited pin count, JTAG is not supported on the 144-pin TQFP package.*

Functional Block Diagram

NOTE:
1. The Bank-Switchable dual-port uses a true SRAM core instead of the traditional dual-port SRAM core. As a result, it has unique operating characteristics. Please refer to the functional description on page 19 for details.

5628 drw 01

JULY 2008

1

DSC 5628/7

Description:

The IDT70V7339 is a high-speed 512Kx18 (9Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 8Kx18 banks. The device has two independent ports with separate control, address, and I/O pins for each port, allowing each port to access any 8Kx18 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via the bank address pins under the user's direct control.

Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V7339 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE_0 and CE_1, permits the on-chip circuitry of each port to enter a very low standby power mode. The dual chip enables also facilitate depth expansion.

The 70V7339 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device(V_{DD}) remains at 3.3V. Please refer also to the functional description on page 19.

Pin Configuration[1,2,3,4]

11/20/01

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A1 IO_{9L}	**A2** NC	**A3** V_{SS}	**A4** TDO	**A5** NC	**A6** BA_{3L}	**A7** A_{12L}	**A8** A_{8L}	**A9** NC	**A10** V_{DD}	**A11** CLK_L	**A12** $\overline{CNTEN}_L$	**A13** A_{4L}	**A14** A_{0L}	**A15** OPT_L	**A16** NC	**A17** V_{SS}
B1 NC	**B2** V_{SS}	**B3** NC	**B4** TDI	**B5** BA_{4L}	**B6** BA_{0L}	**B7** A_{9L}	**B8** NC	**B9** $\overline{CE}_{0L}$	**B10** V_{SS}	**B11** $\overline{ADS}_L$	**B12** A_{5L}	**B13** A_{1L}	**B14** V_{SS}	**B15** V_{DDQR}	**B16** I/O_{8L}	**B17** NC
C1 V_{DDQL}	**C2** I/O_{9R}	**C3** V_{DDQR}	**C4** $PL/\overline{FT}_L$	**C5** BA_{5L}	**C6** BA_{1L}	**C7** A_{10L}	**C8** $\overline{UB}_L$	**C9** CE_{1L}	**C10** V_{SS}	**C11** $R/\overline{W}_L$	**C12** A_{6L}	**C13** A_{2L}	**C14** V_{DD}	**C15** I/O_{8R}	**C16** NC	**C17** V_{SS}
D1 NC	**D2** V_{SS}	**D3** I/O_{10L}	**D4** NC	**D5** BA_{2L}	**D6** A_{11L}	**D7** A_{7L}	**D8** $\overline{LB}_L$	**D9** V_{DD}	**D10** $\overline{OE}_L$	**D11** $\overline{REPEAT}_L$	**D12** A_{3L}	**D13** V_{DD}	**D14** NC	**D15** V_{DDQL}	**D16** I/O_{7L}	**D17** I/O_{7R}
E1 I/O_{11L}	**E2** NC	**E3** V_{DDQR}	**E4** I/O_{10R}										**E14** I/O_{6L}	**E15** NC	**E16** V_{SS}	**E17** NC
F1 V_{DDQL}	**F2** I/O_{11R}	**F3** NC	**F4** V_{SS}										**F14** V_{SS}	**F15** I/O_{6R}	**F16** NC	**F17** V_{DDQR}
G1 NC	**G2** V_{SS}	**G3** I/O_{12L}	**G4** NC										**G14** NC	**G15** V_{DDQL}	**G16** I/O_{5L}	**G17** NC
H1 V_{DD}	**H2** NC	**H3** V_{DDQR}	**H4** I/O_{12R}			70V7339BF							**H14** V_{DD}	**H15** NC	**H16** V_{SS}	**H17** I/O_{5R}
J1 V_{DDQL}	**J2** V_{DD}	**J3** V_{SS}	**J4** V_{SS}			BF-208[5]							**J14** V_{SS}	**J15** V_{DD}	**J16** V_{SS}	**J17** V_{DDQR}
K1 I/O_{14R}	**K2** V_{SS}	**K3** I/O_{13R}	**K4** V_{SS}			208-Pin fpBGA							**K14** I/O_{3R}	**K15** V_{DDQL}	**K16** I/O_{4R}	**K17** V_{SS}
L1 NC	**L2** I/O_{14L}	**L3** V_{DDQR}	**L4** I/O_{13L}			Top View[6]							**L14** NC	**L15** I/O_{3L}	**L16** V_{SS}	**L17** I/O_{4L}
M1 V_{DDQL}	**M2** NC	**M3** I/O_{15R}	**M4** V_{SS}										**M14** V_{SS}	**M15** NC	**M16** I/O_{2R}	**M17** V_{DDQR}
N1 NC	**N2** V_{SS}	**N3** NC	**N4** I/O_{15L}										**N14** I/O_{1R}	**N15** V_{DDQL}	**N16** NC	**N17** I/O_{2L}
P1 I/O_{16R}	**P2** I/O_{16L}	**P3** V_{DDQR}	**P4** NC	**P5** $\overline{TRST}$	**P6** BA_{3R}	**P7** A_{12R}	**P8** A_{8R}	**P9** NC	**P10** V_{DD}	**P11** CLK_R	**P12** $\overline{CNTEN}_R$	**P13** A_{4R}	**P14** NC	**P15** I/O_{1L}	**P16** V_{SS}	**P17** NC
R1 V_{SS}	**R2** NC	**R3** I/O_{17R}	**R4** TCK	**R5** BA_{4R}	**R6** BA_{0R}	**R7** A_{9R}	**R8** NC	**R9** $\overline{CE}_{0R}$	**R10** V_{SS}	**R11** $\overline{ADS}_R$	**R12** A_{5R}	**R13** A_{1R}	**R14** V_{SS}	**R15** V_{DDQL}	**R16** I/O_{0R}	**R17** V_{DDQR}
T1 NC	**T2** I/O_{17L}	**T3** V_{DDQL}	**T4** TMS	**T5** BA_{5R}	**T6** BA_{1R}	**T7** A_{10R}	**T8** $\overline{UB}_R$	**T9** CE_{1R}	**T10** V_{SS}	**T11** $R/\overline{W}_R$	**T12** A_{6R}	**T13** A_{2R}	**T14** V_{SS}	**T15** NC	**T16** V_{SS}	**T17** NC
U1 V_{SS}	**U2** NC	**U3** $PL/\overline{FT}_R$	**U4** NC	**U5** BA_{2R}	**U6** A_{11R}	**U7** A_{7R}	**U8** $\overline{LB}_R$	**U9** V_{DD}	**U10** $\overline{OE}_R$	**U11** $\overline{REPEAT}_R$	**U12** A_{3R}	**U13** A_{0R}	**U14** V_{DD}	**U15** OPT_R	**U16** NC	**U17** I/O_{0L}

5628 drw 02c

NOTES:
1. All V_{DD} pins must be connected to 3.3V power supply.
2. All V_{DDQ} pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V_{IH} (3.3V), and 2.5V if OPT pin for that port is set to V_{IL} (0V).
3. All V_{SS} pins must be connected to ground supply.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configuration[1,2,3,4] (con't.)

70V7339BC
BC-256[5]

256-Pin BGA
Top View[6]

11/20/01

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	NC	TDI	NC	BA_{4L}	BA_{1L}	A_{11L}	A_{8L}	NC	CE_{1L}	$\overline{OE}_L$	$\overline{CNTEN}_L$	A_{5L}	A_{2L}	A_{0L}	NC	NC
B	NC	NC	TDO	BA_{5L}	BA_{2L}	A_{12L}	A_{9L}	$\overline{UB}_L$	$\overline{CE}_{0L}$	$R/\overline{W}_L$	$\overline{REPEAT}_L$	A_{4L}	A_{1L}	V_{DD}	NC	NC
C	NC	I/O_{9L}	V_{SS}	BA_{3L}	BA_{0L}	A_{10L}	A_{7L}	NC	$\overline{LB}_L$	CLK_L	$\overline{ADS}_L$	A_{6L}	A_{3L}	OPT_L	NC	I/O_{8L}
D	NC	I/O_{9R}	NC	$PL/\overline{FT}_L$	V_{DDQL}	V_{DDQL}	V_{DDQR}	V_{DDQR}	V_{DDQL}	V_{DDQL}	V_{DDQR}	V_{DDQR}	V_{DD}	NC	NC	I/O_{8R}
E	I/O_{10R}	I/O_{10L}	NC	V_{DDQL}	V_{DD}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DD}	V_{DDQR}	NC	I/O_{7L}	I/O_{7R}
F	I/O_{11L}	NC	I/O_{11R}	V_{DDQL}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQR}	I/O_{6R}	NC	I/O_{6L}
G	NC	NC	I/O_{12L}	V_{DDQR}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQL}	I/O_{5L}	NC	NC
H	NC	I/O_{12R}	NC	V_{DDQR}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQL}	NC	NC	I/O_{5R}
J	I/O_{13L}	I/O_{14R}	I/O_{13R}	V_{DDQL}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQR}	I/O_{4R}	I/O_{3R}	I/O_{4L}
K	NC	NC	I/O_{14L}	V_{DDQL}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQR}	NC	NC	I/O_{3L}
L	I/O_{15L}	NC	I/O_{15R}	V_{DDQR}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQL}	I/O_{2L}	NC	I/O_{2R}
M	I/O_{16R}	I/O_{16L}	NC	V_{DDQR}	V_{DD}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DD}	V_{DDQL}	I/O_{1R}	I/O_{1L}	NC
N	NC	I/O_{17R}	NC	$PL/\overline{FT}_R$	V_{DDQR}	V_{DDQR}	V_{DDQL}	V_{DDQL}	V_{DDQR}	V_{DDQR}	V_{DDQL}	V_{DDQL}	V_{DD}	NC	I/O_{0R}	NC
P	NC	I/O_{17L}	TMS	BA_{3R}	BA_{0R}	A_{10R}	A_{7R}	NC	$\overline{LB}_R$	CLK_R	$\overline{ADS}_R$	A_{6R}	A_{3R}	NC	NC	I/O_{0L}
R	NC	NC	$\overline{TRST}$	BA_{5R}	BA_{2R}	A_{12R}	A_{9R}	$\overline{UB}_R$	$\overline{CE}_{0R}$	$R/\overline{W}_R$	$\overline{REPEAT}_R$	A_{4R}	A_{1R}	OPT_R	NC	NC
T	NC	TCK	NC	BA_{4R}	BA_{1R}	A_{11R}	A_{8R}	NC	CE_{1R}	$\overline{OE}_R$	$\overline{CNTEN}_R$	A_{5R}	A_{2R}	A_{0R}	NC	NC

5628 drw 02d

NOTES:

1. All V_{DD} pins must be connected to 3.3V power supply.
2. All V_{DDQ} pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V_{IH} (3.3V), and 2.5V if OPT pin for that port is set to V_{IL} (0V).
3. All V_{SS} pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configuration[1,2,3,4,7] (con't.)

11/20/01

Top pins (left to right, 144–109):
PL/FTL, NC, NC, BA5L, BA4L, BA3L, BA2L, BA1L, BA0L, A12L, A11L, A10L, A9L, A8L, A7L, UBL, LBL, CE1L, CE0L, VDD, VSS, CLKL, OEL, R/WL, ADSL, CNTENL, REPEATL, A6L, A5L, A4L, A3L, A2L, A1L, A0L, VDD, VSS

Left side pins (1–36):
1 VSS
2 VDDQR
3 VSS
4 I/O9L
5 I/O9R
6 I/O10L
7 I/O10R
8 I/O11L
9 I/O11R
10 VDDQL
11 VSS
12 I/O12L
13 I/O12R
14 VDDQR
15 VSS
16 VDD
17 VDD
18 VSS
19 VSS
20 VDDQL
21 VSS
22 I/O13R
23 I/O13L
24 I/O14R
25 I/O14L
26 VDDQR
27 VSS
28 I/O15R
29 I/O15L
30 I/O16R
31 I/O16L
32 I/O17R
33 I/O17L
34 VSS
35 VDDQL
36 NC

Right side pins (108–73):
108 OPTL
107 VDDQR
106 VSS
105 I/O8L
104 I/O8R
103 I/O7L
102 I/O7R
101 I/O6L
100 I/O6R
99 VSS
98 VDDQL
97 I/O5L
96 I/O5R
95 VSS
94 VDDQR
93 VDD
92 VDD
91 VSS
90 VSS
89 VSS
88 VDDQL
87 I/O4R
86 I/O4L
85 I/O3R
84 I/O3L
83 VSS
82 VDDQR
81 I/O2R
80 I/O2L
79 I/O1R
78 I/O1L
77 I/O0R
76 I/O0L
75 VSS
74 VDDQL
73 OPTR

Center:
70V7339DD
DD-144[5]

144-Pin TQFP
Top View[6]

Bottom pins (left to right, 37–72):
PL/FTR, NC, NC, BA5R, BA4R, BA3R, BA2R, BA1R, BA0R, A12R, A11R, A10R, A9R, A8R, A7R, UBR, LBR, CE1R, CE0R, VDD, VSS, CLKR, OER, R/WR, ADSR, CNTENR, REPEATR, A6R, A5R, A4R, A3R, A2R, A1R, A0R, VDD, VSS

5628 drw 02a

NOTES:
1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 20mm x 20mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
7. Due to the limited pin count, JTAG is not supported in the DD-144 package.

Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$, CE_{1L}	$\overline{CE}_{0R}$, CE_{1R}	Chip Enables
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
BA_{0L} - BA_{5L}	BA_{0R} - BA_{5R}	Bank Address[4]
A_{0L} - A_{12L}	A_{0R} - A_{12R}	Address
I/O_{0L} - I/O_{17L}	I/O_{0R} - I/O_{17R}	Data Input/Output
CLK_L	CLK_R	Clock
$PL/\overline{FT}_L$	$PL/\overline{FT}_R$	Pipeline/Flow-Through
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe Enable
$\overline{CNTEN}_L$	$\overline{CNTEN}_R$	Counter Enable
$\overline{REPEAT}_L$	$\overline{REPEAT}_R$	Counter Repeat[3]
$\overline{LB}_L$, $\overline{UB}_L$	$\overline{LB}_R$, $\overline{UB}_R$	Byte Enables (9-bit bytes)
V_{DDQL}	V_{DDQR}	Power (I/O Bus) (3.3V or 2.5V)[1]
OPT_L	OPT_R	Option for selecting V_{DDQX}[1,2]
V_{DD}		Power (3.3V)[1]
V_{SS}		Ground (0V)
TDI		Test Data Input
TDO		Test Data Output
TCK		Test Logic Clock (10MHz)
TMS		Test Mode Select
$\overline{TRST}$		Reset (Initialize TAP Controller)

5628 tbl 01

NOTES:
1. V_{DD}, OPT_X, and V_{DDQX} must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
2. OPT_X selects the operating voltage levels for the I/Os and controls on that port. If OPT_X is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and V_{DDQX} must be supplied at 3.3V. If OPT_X is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and V_{DDQX} must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
3. When $\overline{REPEAT}_X$ is asserted, the counter will reset to the last valid address loaded via $\overline{ADS}_X$.
4. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BA_{0L} - $BA_{5L} \neq BA_{0R}$ - BA_{5R}). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

Truth Table I—Read/Write and Enable Control [1,2,3,4]

$\overline{OE}$[3]	CLK	$\overline{CE}_0$	CE$_1$	$\overline{UB}$	$\overline{LB}$	R/$\overline{W}$	Upper Byte I/O$_{9-17}$	Lower Byte I/O$_{0-8}$	MODE
X	↑	H	X	X	X	X	High-Z	High-Z	Deselected–Power Down
X	↑	X	L	X	X	X	High-Z	High-Z	Deselected–Power Down
X	↑	L	H	H	H	X	High-Z	High-Z	All Bytes Deselected
X	↑	L	H	H	L	L	High-Z	D$_{IN}$	Write to Lower Byte Only
X	↑	L	H	L	H	L	D$_{IN}$	High-Z	Write to Upper Byte Only
X	↑	L	H	L	L	L	D$_{IN}$	D$_{IN}$	Write to both Bytes
L	↑	L	H	H	L	H	High-Z	D$_{OUT}$	Read Lower Byte Only
L	↑	L	H	L	H	H	D$_{OUT}$	High-Z	Read Upper Byte Only
L	↑	L	H	L	L	H	D$_{OUT}$	D$_{OUT}$	Read both Bytes
H	X	X	X	X	X	X	High-Z	High-Z	Outputs Disabled

5628 tbl 02

NOTES:
1. "H" = V$_{IH}$, "L" = V$_{IL}$, "X" = Don't Care.
2. $\overline{ADS}$, $\overline{CNTEN}$, $\overline{REPEAT}$ are set as appropriate for address access. Refer to Truth Table II for details.
3. $\overline{OE}$ is an asynchronous input signal.
4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II—Address and Address Counter Control [1,2,7]

Address	Previous Address	Addr Used	CLK	$\overline{ADS}$	$\overline{CNTEN}$	$\overline{REPEAT}$[6]	I/O[3]	MODE
An	X	An	↑	L[4]	X	H	D$_{I/O}$ (n)	External Address Used
X	An	An + 1	↑	H	L[5]	H	D$_{I/O}$(n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	↑	H	H	H	D$_{I/O}$(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	X	An	↑	X	X	L[4]	D$_{I/O}$(0)	Counter Set to last valid $\overline{ADS}$ load

5628 tbl 03

NOTES:
1. "H" = V$_{IH}$, "L" = V$_{IL}$, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/$\overline{W}$, $\overline{CE}_0$, CE$_1$, $\overline{UB}/\overline{LB}$ and $\overline{OE}$.
3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
4. $\overline{ADS}$ and $\overline{REPEAT}$ are independent of all other memory control signals including $\overline{CE}_0$, CE$_1$ and $\overline{UB}/\overline{LB}$.
5. The address counter advances if $\overline{CNTEN}$ = V$_{IL}$ on the rising edge of CLK, regardless of all other memory control signals including $\overline{CE}_0$, CE$_1$, $\overline{UB}/\overline{LB}$.
6. When $\overline{REPEAT}$ is asserted, the counter will reset to the last valid address loaded via $\overline{ADS}$. This value is not set at power-up: a known location should be loaded via $\overline{ADS}$ during initialization if desired. Any subsequent $\overline{ADS}$ access during operations will update the $\overline{REPEAT}$ address location.
7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BA$_{0L}$ - BA$_{5L}$ ≠ BA$_{0R}$ - BA$_{5R}$), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details.

Recommended Operating Temperature and Supply Voltage[1]

Grade	Ambient Temperature	GND	V_{DD}
Commercial	0°C to +70°C	0V	3.3V ± 150mV
Industrial	-40°C to +85°C	0V	3.3V ± 150mV

5628 tbl 04

NOTE:
1. This is the parameter T_A. This is the "instant on" case temperature.

Absolute Maximum Ratings[1]

Symbol	Rating	Commercial & Industrial	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
I_{OUT}	DC Output Current	50	mA

5628 tbl 06

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{DD} + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of $V_{TERM} \geq V_{DD}$ + 150mV.

Recommended DC Operating Conditions with V_{DDQ} at 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Core Supply Voltage	3.15	3.3	3.45	V
V_{DDQ}	I/O Supply Voltage[3]	2.4	2.5	2.6	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage (Address & Control Inputs)	1.7	—	V_{DDQ} + 100mV[2]	V
V_{IH}	Input High Voltage - I/O[3]	1.7	—	V_{DDQ} + 100mV[2]	V
V_{IL}	Input Low Voltage	-0.3[1]	—	0.7	V

5628 tbl 05a

NOTES:
1. Undershoot of $V_{IL} \geq$ -1.5V for pulse width less than 10ns is allowed.
2. V_{TERM} must not exceed V_{DDQ} + 100mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V_{IL} (0V), and V_{DDQX} for that port must be supplied as indicated above.

Recommended DC Operating Conditions with V_{DDQ} at 3.3V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Core Supply Voltage	3.15	3.3	3.45	V
V_{DDQ}	I/O Supply Voltage[3]	3.15	3.3	3.45	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage (Address & Control Inputs)[3]	2.0	—	V_{DDQ} + 150mV[2]	V
V_{IH}	Input High Voltage - I/O[3]	2.0	—	V_{DDQ} + 150mV[2]	V
V_{IL}	Input Low Voltage	-0.3[1]	—	0.8	V

5628 tbl 05b

NOTES:
1. Undershoot of $V_{IL} \geq$ -1.5V for pulse width less than 10ns is allowed.
2. V_{TERM} must not exceed V_{DDQ} + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V_{IH} (3.3V), and V_{DDQX} for that port must be supplied as indicated above.

Capacitance[1]

(T$_A$ = +25°C, F = 1.0MHz) PQFP ONLY

Symbol	Parameter	Conditions[2]	Max.	Unit
C$_{IN}$	Input Capacitance	V$_{IN}$ = 3dV	8	pF
C$_{OUT}$[3]	Output Capacitance	V$_{OUT}$ = 3dV	10.5	pF

5628 tbl 07

NOTES:
1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C$_{OUT}$ also references C$_{I/O}$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V$_{DD}$ = 3.3V ± 150mV)

Symbol	Parameter	Test Conditions	70V7339S		Unit
			Min.	Max.	
|I$_{LI}$|	Input Leakage Current[1]	V$_{DDQ}$ = Max., V$_{IN}$ = 0V to V$_{DDQ}$	—	10	µA
|I$_{LO}$|	Output Leakage Current[1]	$\overline{CE}_0$ = V$_{IH}$ or CE$_1$ = V$_{IL}$, V$_{OUT}$ = 0V to V$_{DDQ}$	—	10	µA
V$_{OL}$ (3.3V)	Output Low Voltage[2]	I$_{OL}$ = +4mA, V$_{DDQ}$ = Min.	—	0.4	V
V$_{OH}$ (3.3V)	Output High Voltage[2]	I$_{OH}$ = -4mA, V$_{DDQ}$ = Min.	2.4	—	V
V$_{OL}$ (2.5V)	Output Low Voltage[2]	I$_{OL}$ = +2mA, V$_{DDQ}$ = Min.	—	0.4	V
V$_{OH}$ (2.5V)	Output High Voltage[2]	I$_{OH}$ = -2mA, V$_{DDQ}$ = Min.	2.0	—	V

5628 tbl 08

NOTES:
1. At V$_{DD}$ ≤ 2.0V leakages are undefined.
2. V$_{DDQ}$ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[5] (V_{DD} = 3.3V ± 150mV)

Symbol	Parameter	Test Condition	Version		70V7339S200[7] Com'l Only		70V7339S166[6] Com'l & Ind		70V7339S133 Com'l & Ind		Unit
					Typ.[4]	Max.	Typ.[4]	Max.	Typ.[4]	Max.	
I_{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IL}, Outputs Disabled, f = f_{MAX}[1]	COM'L	S	815	950	675	790	550	645	mA
			IND	S	—	—	675	830	550	675	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ f = f_{MAX}[1]	COM'L	S	340	410	275	340	250	295	mA
			IND	S	—	—	275	355	250	310	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V_{IL} and $\overline{CE}$"B" = V_{IH}[3] Active Port Outputs Disabled, f=f_{MAX}[1]	COM'L	S	690	770	515	640	460	520	mA
			IND	S	—	—	515	660	460	545	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DDQ}$ - 0.2V, $V_{IN} \geq V_{DDQ}$ - 0.2V or $V_{IN} \leq$ 0.2V, f = 0[2]	COM'L	S	10	30	10	30	10	30	mA
			IND	S	—	—	10	40	10	40	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}$"A" $\leq$ 0.2V and $\overline{CE}$"B" $\geq V_{DDQ}$ - 0.2V[5] $V_{IN} \geq V_{DDQ}$ - 0.2V or $V_{IN} \leq$ 0.2V, Active Port, Outputs Disabled, f = f_{MAX}[1]	COM'L	S	690	770	515	640	460	520	mA
			IND	S	—	—	515	660	460	545	

5628 tbl 09

NOTES:

1. At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/t_{CYC}, using "AC TEST CONDITIONS" at input levels of GND to 3V.
2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
4. V_{DD} = 3.3V, T_A=25°C for Typ, and are not production tested. $I_{DD\ DC}$(f=0) = 120mA (Typ).
5. $\overline{CE}_X = V_{IL}$ means $\overline{CE}_{0X} = V_{IL}$ and $CE_{1X} = V_{IH}$
   $\overline{CE}_X = V_{IH}$ means $\overline{CE}_{0X} = V_{IH}$ or $CE_{1X} = V_{IL}$
   $\overline{CE}_X \leq$ 0.2V means $\overline{CE}_{0X} \leq$ 0.2V and $CE_{1X} \geq V_{DDQ}$ - 0.2V
   $\overline{CE}_X \geq V_{DDQ}$ - 0.2V means $\overline{CE}_{0X} \geq V_{DDQ}$ - 0.2V or $CE_{1X} \leq$ 0.2V
   "X" represents "L" for left port or "R" for right port.
6. 166MHz Industrial Temperature not available in BF-208 package.
7. This speed grade available when V_{DDQ} = 3.3.V for a specific port (i.e., OPTx = V_{IH}). This speed grade is available in BC-256 only.

AC Test Conditions (V~DDQ~ - 3.3V/2.5V)

| Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2

5628 tbl 10

Figure 1. AC Output Test load.

5628 drw 03

Figure 2. Output Test Load
(For t~CKLZ~, t~CKHZ~, t~OLZ~, **and** t~OHZ~**).**
*Including scope and jig.

5628 drw 04

10.5pF is the I/O capacitance of this
device, and 10pF is the AC Test Load
Capacitance.

Figure 3. Typical Output Derating (Lumped Capacitive Load).

5628 drw 05

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)[2,3] (V_{DD} = 3.3V ± 150mV, T_A = 0°C to +70°C)

| Symbol	Parameter	70V7339S200[5] Com'l Only		70V7339S166[3,4] Com'l & Ind		70V7339S133[3] Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CYC1}	Clock Cycle Time (Flow-Through)[1]	15	—	20	—	25	—	ns
t_{CYC2}	Clock Cycle Time (Pipelined)[1]	5	—	6	—	7.5	—	ns
t_{CH1}	Clock High Time (Flow-Through)[1]	5	—	6	—	7	—	ns
t_{CL1}	Clock Low Time (Flow-Through)[1]	5	—	6	—	7	—	ns
t_{CH2}	Clock High Time (Pipelined)[2]	2.0	—	2.1	—	2.6	—	ns
t_{CL2}	Clock Low Time (Pipelined)[1]	2.0	—	2.1	—	2.6	—	ns
t_R	Clock Rise Time	—	1.5	—	1.5	—	1.5	ns
t_F	Clock Fall Time	—	1.5	—	1.5	—	1.5	ns
t_{SA}	Address Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SC}	Chip Enable Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HC}	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SB}	Byte Enable Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HB}	Byte Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SW}	R/W Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HW}	R/W Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SD}	Input Data Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HD}	Input Data Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SAD}	$\overline{ADS}$ Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HAD}	$\overline{ADS}$ Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SCN}	$\overline{CNTEN}$ Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HCN}	$\overline{CNTEN}$ Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{SRPT}	$\overline{REPEAT}$ Setup Time	1.5	—	1.7	—	1.8	—	ns
t_{HRPT}	$\overline{REPEAT}$ Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{OE}	Output Enable to Data Valid	—	4.0	—	4.0	—	4.2	ns
t_{OLZ}	Output Enable to Output Low-Z	0.5	—	0.5	—	0.5	—	ns
t_{OHZ}	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
t_{CD1}	Clock to Data Valid (Flow-Through)[1]	—	10	—	12	—	15	ns
t_{CD2}	Clock to Data Valid (Pipelined)[1]	—	3.4	—	3.6	—	4.2	ns
t_{DC}	Data Output Hold After Clock High	1	—	1	—	1	—	ns
t_{CKHZ}	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
t_{CKLZ}	Clock High to Output Low-Z	0.5	—	0.5	—	0.5	—	ns
Port-to-Port Delay								
t_{CO}	Clock-to-Clock Offset	5.0	—	6.0	—	7.5	—	ns

5628 tbl 11

NOTES:
1. The Pipelined output parameters (t_{CYC2}, t_{CD2}) apply to either or both left and right ports when $\overline{FT}$/PIPEx = V_{IH}. Flow-through parameters (t_{CYC1}, t_{CD1}) apply when $\overline{FT}$/PIPEx = V_{IL} for that port.
2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ($\overline{OE}$) and $\overline{FT}$/PIPEx. $\overline{FT}$/PIPEx should be treated as a DC signal, i.e. steady state during operation.
3. These values are valid for either level of V_{DDQ} (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.
4. 166MHz Industrial Temperature not available in BF-208 package.
5. This speed grade available when V_{DDQ} = 3.3.V for a specific port (i.e., OPTx = V_{IH}). This speed grade available in BC-256 package only.

Timing Waveform of Read Cycle for Pipelined Operation ($\overline{ADS}$ Operation) ($\overline{FT}$/PIPE'x' = V_{IH})[2]


5628 drw 06

Timing Waveform of Read Cycle for Flow-through Output ($\overline{FT}$/PIPE"x" = V_{IL})[2,6]


5628 drw 07

NOTES:

1. $\overline{OE}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
2. $\overline{ADS}$ = V_{IL}, $\overline{CNTEN}$ and $\overline{REPEAT}$ = V_{IH}.
3. The output is disabled (High-Impedance state) by $\overline{CE_0}$ = V_{IH}, CE_1 = V_{IL}, $\overline{UB}/\overline{LB}$ = V_{IH} following the next rising edge of the clock. Refer to Truth Table 1.
4. Addresses do not have to be accessed sequentially since $\overline{ADS}$ = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. If $\overline{UB}/\overline{LB}$ was HIGH, then the appropriate Byte of DATA_OUT for Qn + 2 would be disabled (High-Impedance state).
6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Multi-Device Pipelined Read[1,2]

5628 drw 08

Timing Waveform of a Multi-Device Flow-Through Read[1,2]

5628 drw 09

NOTES:
1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V7339 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. $\overline{UB}/\overline{LB}$, $\overline{OE}$, and $\overline{ADS}$ = V_{IL}; CE1(B1), CE1(B2), R/$\overline{W}$, $\overline{CNTEN}$, and $\overline{REPEAT}$ = V_{IH}.

Timing Waveform of Port A Write to Pipelined Port B Read[1,2,4]

5628 drw 10

NOTES:
1. $\overline{CE}_0$, $\overline{BE}$n, and $\overline{ADS}$ = V_{IL}; CE_1, $\overline{CNTEN}$, and $\overline{REPEAT}$ = V_{IH}.
2. $\overline{OE}$ = V_{IL} for the Right Port, which is being read to. $\overline{OE}$ = V_{IH} for the Left Port, which is being written to.
3. If t_{CO} < minimum specified, then operations from both ports are INVALID. If $t_{CO} \geq$ minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be $t_{CO} + t_{CYC2} + t_{CD2}$).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

## Timing Waveform with Port-to-Port Flow-Through Read[1,2,4]

5628 drw 11

NOTES:
1. $\overline{CE}_0$, $\overline{BE}$n, and $\overline{ADS}$ = V_{IL}; CE_1, $\overline{CNTEN}$, and $\overline{REPEAT}$ = V_{IH}.
2. $\overline{OE}$ = V_{IL} for the Right Port, which is being read from. $\overline{OE}$ = V_{IH} for the Left Port, which is being written to.
3. If t_{CO} < minimum specified, then operations from both ports are INVALID. If $t_{CO} \geq$ minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be $t_{CO} + t_{CD1}$).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{\text{OE}}$ = V$_{IL}$)[2]


5628 drw 12

NOTES:
1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. $\overline{\text{CE}}_0$, $\overline{\text{BE}}_n$, and $\overline{\text{ADS}}$ = V$_{IL}$; CE$_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = V$_{IH}$. "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since $\overline{\text{ADS}}$ = V$_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled)[2]

5628 drw 13

NOTES:
1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. $\overline{\text{CE}}_0$, $\overline{\text{UB}}/\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = V$_{IL}$; CE$_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = V$_{IH}$.
3. Addresses do not have to be accessed sequentially since $\overline{\text{ADS}}$ = V$_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}}$ = V$_{\text{IL}}$)[2]

5628 drw 14

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled)[2]

5628 drw 15

NOTES:
1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. $\overline{\text{CE}}_0$, $\overline{\text{UB}/\text{LB}}$, and $\overline{\text{ADS}}$ = V$_{\text{IL}}$; CE$_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = V$_{\text{IH}}$.
3. Addresses do not have to be accessed sequentially since $\overline{\text{ADS}}$ = V$_{\text{IL}}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance[1]

5628 drw 16

## Timing Waveform of Flow-Through Read with Address Counter Advance[1]

5628 drw 17

NOTES:
1. $\overline{CE_0}$, $\overline{OE}$, $\overline{UB}/\overline{LB}$ = V$_{IL}$; CE$_1$, R/$\overline{W}$, and $\overline{REPEAT}$ = V$_{IH}$.
2. If there is no address change via $\overline{ADS}$ = V$_{IL}$ (loading a new address) or $\overline{CNTEN}$ = V$_{IL}$ (advancing the address), i.e. $\overline{ADS}$ = V$_{IH}$ and $\overline{CNTEN}$ = V$_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)[1,6]

5628 drw 18

Timing Waveform of Counter Repeat for Flow Through Mode[2,6,7]

5628 drw 19

NOTES:
1. $\overline{CE_0}$, $\overline{UB}/\overline{LB}$, and R/$\overline{W}$ = V_{IL}; CE$_1$ and $\overline{REPEAT}$ = V_{IH}.
2. $\overline{CE_0}$, $\overline{UB}/\overline{LB}$ = V_{IL}; CE$_1$ = V_{IH}.
3. The "Internal Address" is equal to the "External Address" when $\overline{ADS}$ = V_{IL} and equals the counter output when $\overline{ADS}$ = V_{IH}.
4. No dead cycle exists during $\overline{REPEAT}$ operation. A READ or WRITE cycle may be coincidental with the counter $\overline{REPEAT}$ cycle: Address loaded by last valid $\overline{ADS}$ load will be accessed. For more information on $\overline{REPEAT}$ function refer to Truth Table II.
5. $\overline{CNTEN}$ = V_{IL} advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.
6. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0.
7. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

Functional Description

The IDT70V7339 is a high-speed 512Kx18 (9 Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 8Kx18 banks. Based on a standard SRAM core instead of a traditional true dual-port memory core, this bank-switchable device offers the benefits of increased density and lower cost-per-bit while retaining many of the features of true dual-ports. These features include simultaneous, random access to the shared array, separate clocks per port, 166 MHz operating speed, full-boundary counters, and pinouts compatible with the IDT70V3319 (256Kx18) dual-port family.

The two ports are permitted independent, simultaneous access into separate banks within the shared array. Access by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BA_{0L} - BA_{5L} ≠ BA_{0R} - BA_{5R}). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

The IDT70V7339 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal setup and hold times on address, data and all critical control inputs.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{CE}_0$ or a LOW on CE_1 for one clock cycle will power down the internal circuitry on each port (individually controlled) to reduce static power consumption. Dual chip enables allow easier banking of multiple IDT70V7339s for depth expansion configurations. Two cycles are required with $\overline{CE}_0$ LOW and CE_1 HIGH to read valid data on the outputs.

Depth and Width Expansion

The IDT70V7339 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V7339 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.


5628 drw 20

Figure 4. Depth and Width Expansion with IDT70V7339

NOTE:
1. In the case of depth expansion, the additional address pin logically serves as an extension of the bank address. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory within the shared array that is not currently being accessed by the opposite port (i.e., BA_{0L} - BA_{6L} ≠ BA_{0R} - BA_{6R}). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the parts within that bank may be corrupted (in the case that either or both parts are writing) or may result in invalid output (in the case that both ports are trying to read).

JTAG Timing Specifications

5628 drw 21

Figure 5. Standard JTAG Timing

NOTES:
1. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.
2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics[1,2,3,4]

Symbol	Parameter	70V7339		Units
		Min.	Max.	
t_{JCYC}	JTAG Clock Input Period	100	—	ns
t_{JCH}	JTAG Clock HIGH	40	—	ns
t_{JCL}	JTAG Clock Low	40	—	ns
t_{JR}	JTAG Clock Rise Time	—	3[1]	ns
t_{JF}	JTAG Clock Fall Time	—	3[1]	ns
t_{JRST}	JTAG Reset	50	—	ns
t_{JRSR}	JTAG Reset Recovery	50	—	ns
t_{JCD}	JTAG Data Output	—	25	ns
t_{JDC}	JTAG Data Output Hold	0	—	ns
t_{JS}	JTAG Setup	15	—	ns
t_{JH}	JTAG Hold	15	—	ns

5628 tbl 12

NOTES:
1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x301	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5628 tbl 13

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5628 tbl 14

System Interface Parameters

| Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs[1]. Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs[2] and outputs[1] to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

5628 tbl 15

NOTES:
1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

Ordering Information

```
IDT    XXXXX      A      999       A          A
      Device    Power   Speed   Package    Process/
       Type                                Temperature
                                            Range
```

Blank	Commercial (0°C to +70°C)	
I	Industrial (-40°C to +85°C)	

BF	208-pin fpBGA (BF-208)	
DD	144-pin TQFP (DD-144)	
BC	256-pin BGA (BC-256)	

200	Commercial Only[1]	
166	Commercial & Industrial[2]	Speed in Megahertz
133	Commercial & Industrial	

S	Standard Power

70V7339	9Mbit (512K x 18-Bit) Synchronous Bank-Switchable Dual-Port RAM

5628 drw 22

NOTES:
1. Available in BC-256 package only.
2. Industrial Temperature at 166Mhz not available in BF-208 package.

Datasheet Document History:

1/5/00:	Initial Public Offering
6/20/01:	Page 1 Added JTAG information for TQFP package
	Page 4 & 22 Changed TQFP package from DA to DD
	Corrected Pin number on TQFP package from 100 to 110
	Page 20 Increased t_{JCD} from 20ns to 25ns
8/6/01:	Page 4 Changed body size for DD package from 22mm x 22mm x1.6mm to 20mm x 20mm x 1.4mm
	Page 9 Changed I_{SB3} values for commercial and industrial DC Electrical Characteristics
11/20/01:	Page 2, 3 & 4 Added date revision for pin configurations
	Page 11 Changed t_{OE} value in AC Electrical Characteristics, please refer to Errata #SMEN-01-05
	Page 1 & 22 Replaced ™ logo with ® logo
03/18/02:	Page 1, 9, 11 & 22 Added 200MHZ specification
	Page 9 Tightened power numbers in DC Electrical Characteristics
	Page 14 Changed waveforms to show INVALID operation if t_{CO} < minimum specified
	Page 1 - 22 Removed "Preliminary" status
12/4/02:	Page 9, 11 & 22 Designated 200Mhz speed grade in BC-256 package only
01/16/04:	Page 11 Added byte enable setup time and byte enable hold time parameters and values to all speed grades in the AC Electrical Characteristics Table
07/25/08:	Page 9 Corrected a typo in the DC Chars table