

## HIGH SPEED 36K (4K X 9) SYNCHRONOUS DUAL-PORT RAM

#### IDT70914S

#### **Features**

- High-speed clock-to-data output times
  - Military: 20/25ns (max.)
  - Commercial: 12/15/20ns (max.)
- Low-power operation
  - IDT70914S


Active: 850 mW (typ.)

Standby: 50 mW (typ.)

- Architecture based on Dual-Port RAM cells
  - Allows full simultaneous access from both ports
- Synchronous operation
  - 4ns setup to clock, 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers

- Fast 12ns clock to data out
- Self-timed write allows fast cycle times
- 17ns cycle times, 58MHz operation
- ◆ TTL-compatible, single 5V (± 10%) power supply
- Clock Enable feature
- Guaranteed data output hold times
- Available in 68-pin PGA, PLCC, and 80-pin TQFP
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds.
- Recommended for replacement of IDT7099 (4K x 9) if separate 9th bit data control signals are not required.

## **Functional Block Diagram**



**JUNE 1999** 

### **Description**

The IDT70914 is a high-speed 4K x 9 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts.

The IDT70914 utilizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/

reception error checking.

Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 850mW of power at maximum high-speed clock-to-data output times as fast as 12ns. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.


The IDT70914 is packaged in a 68-pin PGA, 68-pin PLCC, and an 80-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited for military temperature applications demanding the highest level of performance and reliability.

## Pin Configurations (1,2,3)

	51	50	48	46	44	42	40	38	36	]
	A <sub>5</sub> L	A4L	A <sub>2</sub> L	AoL	CLKL	CLKENR	A1R	AзR	A <sub>5</sub> R	
53	52	49	47	45	43	41	39	37	35	34
A7L	A6L	Азь	A1L	CLKENL	CLKR	A0R	A2R	A4R	A6R	A7R
55	54								32	33
A9L	A8L								A9R	A8R
57	56	1							30	31
A11L	A10L								A11R	A10R
59	58	1							28	29
NC	ŌĒL			IE	T7091	4G			NC	OER
61	60	1			G68-1	(4)			26	27
R/WL	Vcc			C	ם ביי בי	)			GND	GND
63	62	1			3-Pin P op Vie				24	25
NC	NC				op vie	W(O)			NC	R/WR
65	64	1							22	23
GND	CEL								CER	NC
67	66	1							20	21
I/O7L	I/O8L								I/O8R	GND
68	1	3	5	7	9	11	13	15	18	19
I/O6L	NC	Vcc	I/O3L	I/O1L	GND	I/Oor	I/O2R	Vcc	I/O6R	I/O7R
	2	4	6	8	10	12	14	16	17	
<b>*</b>	I/O5L	I/O4L	I/O <sub>2</sub> L	I/OoL	GND	I/O1R	I/O3R	I/O4R	I/O <sub>5</sub> R	3490 drw
or A	В	С	D	E	F	G	Н	J	K	L L

#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. Package body is approximately 1.18 in x 1.18 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.



- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. J68-1 package body is approximately .95 in x .95 in x .17 in. PN80-1 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

## **Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(2)</sup>	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

NOTES: 3490 tbl 01

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

### **Capacitance**

#### (TA = +25°C, f = 1.0MHz) TQFP Only

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	pF
Соит	Output Capacitance	Vout = 3dV	9	pF

#### NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

## Maximum Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vα
Military	-55°C to+125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

#### NOTES:

3490 tbl 02

- 1. This is the parameter TA.
- 2. Industrial temperature: for specific speeds, packages and powers contact your

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage		_	6.0(2)	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

#### NOTES:

3490 tbl 04

3490 tbl 03

- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			70914S		
Symbol	Parameter	Test Conditions		Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10	μA
ILO	Output Leakage Current	CE = ViH, Vout = 0V to Vcc	_	10	μΑ
Vol	Output Low Voltage	loL = +4mA	-	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	٧

#### NOTE:

3490 tbl 05

1. At Vcc ≤ 2.0V, input leakages are undefined

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4,5)</sup> (Vcc = 5V ± 10%)

70914S12 70914S15 Com'l Only Com'l Only Typ.<sup>(2)</sup> Typ.<sup>(2)</sup> Unit Symbol **Parameter Test Condition** Version Max. Max. COM'L CEL and CER = VIL. lcc Dynamic Operating 190 310 180 300 mA Outputs Open f = fMAX<sup>(1)</sup> Current (Both Ports Active) MIL & IND Standby Current CEL and CER = V<sub>IH</sub> COMI 95 150 90 140 mΑ ISB1 (Both Ports - TTL  $f = f_{MAX}^{(1)}$ Level Inputs) MIL & IND  $\overline{\underline{CE}}$ "A" = VIL and  $\overline{CE}$ "B" = VIH<sup>(3)</sup> Standby Current COM'L mΑ ISB2 170 220 160 210 (One Port - TTL MIL & Level Inputs) Active Port Outputs Open, f=fmax(1) IND Full Standby Both Ports CER and COM'L ISB3 10 15 10 15 mΑ  $\overline{CE}$ L  $\geq$  Vcc - 0.2V Current (Both Ports - All CMOS MIL & VIN ≥ VCC - 0.2V or  $Vin \le 0.2V, f = 0^{(2)}$ Level Inputs) IND  $\frac{\overline{CE}"A"}{\overline{CE}"B"} \stackrel{\leq}{\geq} 0.2V \text{ and } \\ \frac{}{CE"B"} \stackrel{\geq}{\geq} Vcc - 0.2V^{(3)}$ Full Standby COM'L mΑ ISB4 165 210 155 200 Current (One Port - All CMOS  $VIN \ge \overline{V}CC - 0.2V$  or Level Inputs)  $V_{IN} \leq 0.2V$ , Active Port MIL & IND Outputs Open  $f = f_{MAX}^{(1)}$ 

				Con	4S20 n'l & tary	Mili	4S25 itary nly	
Symbol	Parameter	Test Condition	Version	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating	ŒL and ŒR = VIL,	COM'L	170	290	_		mA
	(Both Ports Active)	rent Outputs Open f = f <sub>MAX</sub> (1)		170	310	160	290	
ISB1	(Both Ports - TTL f = fmax <sup>(1)</sup>		COM'L	85	130	_		mA
			MIL & IND	85	140	80	130	
ISB2	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		COM'L	150	200	_	_	mA
			MIL & IND	150	210	140	200	
ISB3	Full Standby	Both Ports CER and	COM'L	10	15	_		mA
	Current (Both $\overline{\text{CEL}} \geq \text{Vcc} - 0.2\text{V}$ Ports - All CMOS $\text{Vin} \geq \text{Vcc} - 0.2\text{V}$ or $\text{Level Inputs}$ $\text{Vin} \leq 0.2\text{V}$ , $\text{f} = 0^{(2)}$		MIL & IND	10	20	10	20	
Current (One $\overline{CE}_{B''} \ge V_{CC}$ -		$\overline{CE}^{*}A^{*} \leq 0.2V$ and $\overline{CE}^{*}B^{*} \geq Vcc - 0.2V^{(3)}$	COM'L	145	190	_		mA
	Level Inputs)	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$ or $V_{\text{IN}} \le 0.2V$ , Active Port Outputs Open $f = f_{\text{MAX}}^{(1)}$	MIL & IND	145	200	135	190	

#### NOTES:

3490 tbl 06b

- At fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels
  of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc = 150mA (Typ).
- 5. Industrial temperature: for specific speeds, packages and powers contact your sales office.

#### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3490 tbl 07




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

## **AC Electrical Characteristics Over the Operating Temperature Range** (Read and Write Cycle Timing)<sup>(3)</sup> (Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

			4S12 I Only	70914S15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	17	_	20	_	ns
tсн	Clock High Time	6		6	_	ns
tcL	Clock Low Time	6	_	6	_	ns
tcp	Clock High to Output Valid		12	_	15	ns
ts	Registered Signal Set-up Time	4	_	4	_	ns
tн	Registered Signal Hold Time	1		1	_	ns
tDC	Data Output Hold After Clock High	3		3	_	ns
tCKLZ	Clock High to Output Low-Z <sup>(1,2)</sup>	2		2	_	ns
tckHZ	Clock High to Output High-Z <sup>(1,2)</sup>	_	7	_	7	ns
toE	Output Enable to Output Valid	_	7	_	8	ns
toLZ	Output Enable to Output Low-Z <sup>(1,2)</sup>	0	_	0	_	ns
tonz	Output Disable to Output High-Z <sup>(1,2)</sup>		7	_	7	ns
tsck	Clock Enable, Disable Set-up Time	4	_	4	_	ns
thck	Clock Enable, Disable Hold Time	2	_	2	_	ns
Port-to-Port D	elay					
tcwdd	Write Port Clock High to Read Data Delay	_	25		30	ns
tcss	Clock-to-Clock Setup Time	_	13		15	ns

3490 tbl 08a


Symbol tcyc	Parameter	Min.		70914S20 70914S25 Com'l & Military Military Only		
tcyc			Max.	Min.	Max.	Unit
	Clock Cycle Time	20		25		ns
tсн	Clock High Time	8		10		ns
tcL	Clock Low Time	8	_	10		ns
tco	Clock High to Output Valid		20		25	ns
ts	Registered Signal Set-up Time	5	_	6	_	ns
tн	Registered Signal Hold Time	1	_	1	_	ns
toc	Data Output Hold After Clock High	3	_	3	_	ns
tcĸLz	Clock High to Output Low-Z <sup>(1,2)</sup>	2	_	2	_	ns
tckHz	Clock High to Output High-Z <sup>(1,2)</sup>	_	9	_	12	ns
toE	Output Enable to Output Valid		10	_	12	ns
toLz	Output Enable to Output Low-Z <sup>(1,2)</sup>	0	_	0	_	ns
tонz	Output Disable to Output High-Z <sup>(1,2)</sup>	_	9	_	11	ns
tsck	Clock Enable, Disable Set-up Time	5	_	6	_	ns
tHCK	Clock Enable, Disable Hold Time	2		2	_	ns
Port-to-Port De	Port-to-Port Delay					
tcwdd	Write Port Clock High to Read Data Delay	_	35	_	45	ns
tcss	Clock-to-Clock Setup Time	_	15	_	20	ns

#### NOTES:


- 1. Transition is measured ±200mV from Low or High impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. Industrial temperature: for specific speeds, packages and powers contact your sales office.

3490 tbl 08b

## **Timing Waveform of Read Cycle, Either Side**




## Timing Waveform of Write with Port-to-Port Read<sup>(2,3,4)</sup>




#### NOTES:

- $1. \ \ \, \underline{\text{Transition}} \ \, \text{is} \ \, \text{measured} \ \, \underline{\text{t}200\text{mV} \ \, \text{from}} \ \, \text{Low or High-impedance voltage with} \quad \text{the Output Test Load (Figure 2)}.$
- 2.  $\overline{CEL} = \overline{CER} = VIL$ ,  $\overline{CLKEN}L = \overline{CLKEN}R = VIL$ .
- 3.  $\overline{OE}$  = V<sub>IL</sub> for the reading port, port 'B'.
- 4. All timing is the same for left and right ports. Ports "A" may be either the left or right port. Port "B" is opposite from port "A".
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.
   If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp. tcwpp does not apply in this case.

## Timing Waveform of Read-to-Write Cycle No. $1^{(1,2)}$ (tcyc = min.)



## Timing Waveform of Read-to-Write Cycle No. 2<sup>(4)</sup> (tcyc > min.)



#### NOTES:

- 1. For tayo = min.; data out coincident with the rising edge of the subsequent write clock can occur. To ensure writing to the correct address location, the write must be repeated on the second write clock rising edge. If  $\overline{CE} = V_{IL}$ , invalid data will be written into array. The An+1 must be rewritten on the following cycle.
- 2. OE LOW throughout
- 3. Transition is measured +/-200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. For tcyc > min.;  $\overline{\text{OE}}$  may be used to avoid data out coincident with the rising edge of the subsequent write clock. Use of  $\overline{\text{OE}}$  will eliminate the need for the write to be repeated.

## **Functional Description**

The IDT70914 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is dependent on the LOW to HIGH

transitions of the clock signal allowing the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

A HIGH on the  $\overline{CE}$  input for one clock cycle will power down the internal circuitry to reduce static power consumption.

### Truth Table I: Read/Write Control<sup>(1)</sup>

	Inputs		Outputs		
Sy	nchronou	ıs <sup>(3)</sup>	Asynchronous	·	
CLK	CΕ	R/W	ŌĒ	I/O0-8	Mode
1	Н	Х	Х	High-Z	Deselected, Power-Down
1	L	L	X	DATAIN	Selected and Write Enabled
1	L	Н	L	DATAout	Read Selected and Data Output Enable Read
1	Х	Х	Н	High-Z	Outputs Disabled

3490 tbl 09

## Truth Table II: Clock Enable Function Table<sup>(1)</sup>


	Inputs		Register Inputs		Register Outputs <sup>(4)</sup>	
Mode	CLK <sup>(3)</sup>	CLKEN(2)	ADDR	DATAIN	ADDR	DATAOUT
Load "1"	1	L	Н	Н	Н	Н
Load "0"	<b>↑</b>	L	L	L	L	L
Hold (do nothing)	1	Н	Х	Х	NC	NC
, ,,,	Х	Н	Х	Х	NC	NC

#### NOTES:

3490 tbl 10

- 1. 'H' = HIGH voltage level steady state, 'h' = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'L' = LOW voltage level steady state 'l' = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'X' = Don't care, 'NC' = No change
- 2. CLKEN = VIL must be clocked in during Power-Up.
- 3. Control signals are initialted and terminated on the rising edge of the CLK, depending on their input level. When R/W and  $\overline{\text{CE}}$  are LOW, a write cycle is initiated on the LOW-to-HIGH transition of the CLK. Termination of a write cycle is done on the next LOW-to-HIGH transistion of the CLK.
- 4. The register outputs are internal signals from the register inputs being clocked in or disabled by CLKEN.

## **Ordering Information**



#### NOTE:

1. Industrial temperature range is available on selected TQFP packages in standard power. For specific speeds, packages and powers contact your sales office.

## **Datasheet Document History**

3/10/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Page 2 and 3 Added additional notes to pin configurations

6/7/99: Changed drawing format



**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

for Tech Support: 831-754-4613

DualPortHelp@idt.com