

HM62256B Series

32,768-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM62256B is a CMOS static RAM organized 32-kword × 8-bit. It realizes higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology. The device, packaged in 8 × 14 mm TSOP, 8 × 13.4 mm TSOP with thickness of 1.2 mm, 450-mil SOP (foot print pitch width), 600-mil plastic DIP, or 300-mil plastic DIP, is available for high density mounting. It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems.

Features


- High speed
Fast access time: 70/85/100/120 ns (max)
- Low power
Standby: 1.5 μW (typ)
Operation: 25 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
Three state output
- Directly TTL compatible
All inputs and outputs
- Capability of battery back up operation

Ordering Information

Type No.	Access time	Package
HM62256BLP-7	70 ns	600-mil 28-pin plastic DIP (DP-28)
HM62256BLP-8	85 ns	
HM62256BLP-10	100 ns	
HM62256BLP-12	120 ns	
HM62256BLP-7SL	70 ns	300-mil 28-pin plastic DIP (DP-28NA)
HM62256BLP-8SL	85 ns	
HM62256BLP-10SL	100 ns	
HM62256BLP-12SL	120 ns	
HM62256BLSP-7	70 ns	450-mil 28-pin plastic SOP (FP-28DA)
HM62256BLSP-8	85 ns	
HM62256BLSP-10	100 ns	
HM62256BLSP-12	120 ns	
HM62256BLSP-7SL	70 ns	8 mm × 14 mm 32-pin TSOP (TFP-32DA)
HM62256BLSP-8SL	85 ns	
HM62256BLSP-10SL	100 ns	
HM62256BLSP-12SL	120 ns	
HM62256BLFP-7T	70 ns	8 mm × 13.4 mm 28-pin TSOP (TFP-28DA)
HM62256BLFP-8T	85 ns	
HM62256BLFP-10T	100 ns	
HM62256BLFP-12T	120 ns	
HM62256BLFP-7SLT	70 ns	8 mm × 13.4 mm 28-pin TSOP (TFP-28DA)
HM62256BLFP-8SLT	85 ns	
HM62256BLFP-10SLT	100 ns	
HM62256BLFP-12SLT	120 ns	
HM62256BLT-8	85 ns	8 mm × 13.4 mm 28-pin TSOP (TFP-28DA)
HM62256BLT-10	100 ns	
HM62256BLT-12	120 ns	
HM62256BLT-7SL	70 ns	
HM62256BLT-8SL	85 ns	8 mm × 13.4 mm 28-pin TSOP (TFP-28DA)
HM62256BLTM-8	85 ns	
HM62256BLTM-7SL	70 ns	
HM62256BLTM-8SL	85 ns	


Pin Arrangement

HM62256BLP/BLFP/BLSP Series




(Top View)

HM62256BLT Series



(Top View)

HM62256BLTM Series




(Top View)

Pin Description

Symbol	Function
A0 – A14	Address
I/O0 – I/O7	Input/output
$\overline{\text{CS}}$	Chip select
$\overline{\text{WE}}$	Write enable

Symbol	Function
$\overline{\text{OE}}$	Output enable
NC	No connection
V_{CC}	Power supply
V_{SS}	Ground

Block Diagram



Function Table

$\overline{WE}$	$\overline{CS}$	$\overline{OE}$	Mode	V_{CC} current	I/O pin	Ref. cycle
X	H	X	Not selected	I_{SB}, I_{SB1}	High-Z	—
H	L	H	Output disable	I_{CC}	High-Z	—
H	L	L	Read	I_{CC}	Dout	Read cycle (1)–(3)
L	L	H	Write	I_{CC}	Din	Write cycle (1)
L	L	L	Write	I_{CC}	Din	Write cycle (2)

Note: X: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage ^{*1}	V_{CC}	−0.5 to +7.0	V
Terminal voltage ^{*1}	V_T	−0.5 ^{*2} to $V_{CC} + 0.3$ ^{*3}	V
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	−55 to +125	°C
Storage temperature under bias	T_{bias}	−10 to +85	°C

Note: 1. Relative to V_{SS}
 2. V_T min: −3.0 V for pulse half-width ≤ 50 ns
 3. Maximum voltage is 7.0 V

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input high (logic 1) voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
Input low (logic 0) voltage	V_{IL}	−0.5 ^{*1}	—	0.8	V

Note: 1. V_{IL} min: −3.0 V for pulse half-width ≤ 50 ns

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Parameter		Symbol	Min	Typ* ¹	Max	Unit	Test conditions
Input leakage current		$ I_{LI} $	—	—	1	μA	$V_{in} = V_{SS}$ to V_{CC}
Output leakage current		$ I_{LO} $	—	—	1	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, $V_{I/O} = V_{SS}$ to V_{CC}
Operating power supply current		I_{CC}	—	6	15	mA	$\overline{CS} = V_{IL}$, others = V_{IH}/V_{IL} $I_{out} = 0\text{ mA}$
Average operating power supply current	HM62256B-7	I_{CC1}	—	33	60	mA	min cycle, duty = 100 %, $I_{I/O} = 0\text{ mA}$ $\overline{CS} = V_{IL}$, others = V_{IH}/V_{IL}
	HM62256B-8		—	29	50		
	HM62256B-10		—	26	50		
	HM62256B-12		—	24	45		
		I_{CC2}	—	5	15	mA	Cycle time = 1 μs , $I_{I/O} = 0\text{ mA}$ $\overline{CS} = V_{IL}$, $V_{IH} = V_{CC}$, $V_{IL} = 0$
Standby V_{CC} current		I_{SB}	—	0.3	2	mA	$\overline{CS} = V_{IH}$
		I_{SB1}	—	0.3	100	μA	$V_{in} \geq 0\text{ V}$, $\overline{CS} \geq V_{CC} - 0.2\text{ V}$,
			—	0.3* ²	50* ²		
Output low voltage		V_{OL}	—	—	0.4	V	$I_{OL} = 2.1\text{ mA}$
Output high voltage		V_{OH}	2.4	—	—	V	$I_{OH} = -1.0\text{ mA}$

Notes: 1. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_a = +25^\circ\text{C}$ and not guaranteed.

2. This characteristics is guaranteed only for L-SL version.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)*¹

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C_{in}	—	—	8	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($T_a = 0$ to $+70^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, unless otherwise noted.)


Test Conditions



- Input pulse levels: 0.8 V to 2.4 V
- Input rise and fall times: 5 ns
- Input and output timing reference level: 1.5 V
- Output load: 1 TTL Gate + CL (100 pF)
(Including scope & jig)

Read Cycle

Parameter	Symbol	HM62256B-7		HM62256B-8		HM62256B-10		HM62256B-12		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t_{RC}	70	—	85	—	100	—	120	—	ns	
Address access time	t_{AA}	—	70	—	85	—	100	—	120	ns	
Chip select access time	t_{ACS}	—	70	—	85	—	100	—	120	ns	
Output enable to output valid	t_{OE}	—	40	—	45	—	50	—	60	ns	
Chip selection to output in low-Z	t_{CLZ}	10	—	10	—	10	—	10	—	ns	2
Output enable to output in low-Z	t_{OLZ}	5	—	5	—	5	—	5	—	ns	2
Chip deselection to output in high-Z	t_{CHZ}	0	25	0	30	0	35	0	40	ns	1, 2
Output disable to output in high-Z	t_{OHZ}	0	25	0	30	0	35	0	40	ns	1, 2
Output hold from address change	t_{OH}	5	—	5	—	10	—	10	—	ns	

Read Timing Waveform (1)*3




Read Timing Waveform (2)^{*3 *4 *6}Read Timing Waveform (3)^{*3 *5 *6}


- Notes:
1. t_{CHZ} and t_{OHZ} defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 2. This parameter is sampled and not 100 % tested.
 3. $\overline{WE}$ is high for read cycle.
 4. Device is continuously selected, $\overline{CS} = V_{IL}$
 5. Address must be valid prior to or coincident with $\overline{CS}$ transition Low.
 6. $\overline{OE} = V_{IL}$

Write Cycle

Parameter	Symbol	HM62256B-7		HM62256B-8		HM62256B-10		HM62256B-12		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t_{WC}	70	—	85	—	100	—	120	—	ns	
Chip selection to end of write	t_{CW}	60	—	75	—	80	—	85	—	ns	2
Address setup time	t_{AS}	0	—	0	—	0	—	0	—	ns	3
Address valid to end of write	t_{AW}	60	—	75	—	80	—	85	—	ns	
Write pulse width	t_{WP}	50	—	55	—	60	—	70	—	ns	1, 12
Write recovery time	t_{WR}	0	—	0	—	0	—	0	—	ns	4
$\overline{WE}$ to output in high-Z	t_{WHZ}	0	25	0	30	0	35	0	40	ns	10, 11
Data to write time overlap	t_{DW}	30	—	35	—	40	—	50	—	ns	
Data hold from write time	t_{DH}	0	—	0	—	0	—	0	—	ns	
Output active from end of write	t_{OW}	5	—	5	—	5	—	5	—	ns	10
Output disable to output in high-Z	t_{OHZ}	0	25	0	30	0	35	0	40	ns	10, 11

Write Timing Waveform (1) ($\overline{\text{OE}}$ Clock)




Write Timing Waveform (2) ($\overline{OE}$ Low Fixed)*12

- Notes:
1. A write occurs during the overlap(t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the later transition of $\overline{CS}$ going low or $\overline{WE}$ going low. A write ends at the earlier transition of $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
 2. t_{CW} is measured from $\overline{CS}$ going low to the end of write.
 3. t_{AS} is measured from the address valid to the beginning of write.
 4. t_{WR} is measured from the earlier of $\overline{WE}$ or $\overline{CS}$ going high to the end of write cycle.
 5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
 6. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, the outputs remain in a high impedance state.
 7. D_{out} is the same phase of the write data of this write cycle.
 8. D_{out} is the read data of next address.
 9. If $\overline{CS}$ is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the output must not be applied to them.
 10. This parameter is sampled and not 100% tested.
 11. t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 12. In the write cycle with $\overline{OE}$ low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention, $t_{WP} \geq t_{WHZ} \max + t_{DW} \min$.

Low V_{CC} Data Retention Characteristics ($T_a = 0$ to $+70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ* ¹	Max	Unit	Test conditions
V_{CC} for data retention	V_{DR}	2.0	—	5.5	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$, $V_{in} \geq 0 \text{ V}^{*5}$
Data retention current	I_{CCDR}	—	0.2	30^{*2}	μA	$V_{CC} = 3.0 \text{ V}$, $V_{in} \geq 0 \text{ V}^{*5}$
		—	0.2	10^{*3}	μA	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$,
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform
Operation recovery time	t_R	t_{RC}^{*4}	—	—	ns	

Low V_{CC} Data Retention Timing Waveform

Notes: 1. Typical values are at $V_{CC} = 3.0 \text{ V}$, $T_a = 25^{\circ}\text{C}$ and not guaranteed.

2. $10 \mu\text{A}$ max at $T_a = 0$ to $+40^{\circ}\text{C}$.

3. $3 \mu\text{A}$ max at $T_a = 0$ to $+40^{\circ}\text{C}$. (only for L-SL version)

4. t_{RC} = read cycle time.

5. $\overline{CS}$ controls address buffer, $\overline{WE}$ buffer, $\overline{OE}$ buffer, and D_{in} buffer. If $\overline{CS}$ controls data retention mode, V_{in} levels (address, $\overline{WE}$, $\overline{OE}$, I/O) can be in the high impedance state.