96S02 96LS02

DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR


DESCRIPTION - The 96S02 and 96LS02 are dual retriggerable and resettable monostable multivibrators. These one-shots provide exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 1.0 M Ω for the 96LS02 and 2.0 M Ω for the 96S02 reduce required capacitor values. Hysteresis is provided on both trigger inputs of the 96LS02 and on the positive trigger input of the 96S02 for increased noise immunity.

- REQUIRED TIMING CAPACITANCE REDUCED BY FACTORS OF 10 TO 100 OVER CONVENTIONAL DESIGNS
- BROAD TIMING RESISTOR RANGE 1.0 k Ω to 2.0 M Ω
- OUTPUT PULSE WIDTH IS VARIABLE OVER A 2000:1 RANGE BY RESISTOR CONTROL
- PROPAGATION DELAY OF 35 ns 96LS02, 12 ns 96S02
- 0.3 V HYSTERESIS ON TRIGGER INPUTS
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE
- 35 ns TO ∞ OUTPUT PULSE WIDTH RANGE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} +125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	Α	96S02PC, 96LS02PC		9B	
Ceramic DIP (D)	Α	96S02DC, 96LS02DC	96S02DM, 96LS02DM	6B	
Flatpak (F)	' I A 196502FG 96L502FG		96S02FM, 96LS02FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

34, 1

PIN NAMES	DESCRIPTION	96 S (U.L.) HIGH/LOW	96LS (U.L.) HIGH/LOW	
Īo .	Trigger Input (Active Falling Edge)	0.5/0.625		
Īo.	Schmitt Trigger Input (Active Falling Edge)		0.5/0.25	
l ₁	Schmitt Trigger Input (Active Rising Edge)	0.5/0.625	0.5/0.25	
Ĉ _D	Direct Clear Input (Active LOW)	0.5/0.625	0.5/0.25	
Q _	True Pulse Output	25/12.5	10/5.0	
	1		(2.5)	
ā	Complementary Pulse Output	25/12.5	10/5.0	
		- 1	(2.5)	

7-20 S- -- 09602-1X



FUNCTIONAL DESCRIPTION -- The 96S02 and 96LS02 dual retriggerable resettable monostable multivibrators have two dc coupled trigger inputs per function, one active LOW (\overline{l}_0) and one active HIGH (l_1) . The l_1 input of both circuit types and the To input of the 96LS02 utilize an internal Schmitt trigger with hysteresis of 0.3 V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are dc coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the Q output to To or the Q output to I1. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

Operation Notes

TIMING

1. An external resistor (Rx) and an external capacitor (Cx) are required as shown in the Logic Diagram. The value of Rx may vary from 1.0 k Ω to 1.0 M Ω (96LS02) or 2.0 M Ω (96S02).

2. The value of Cx may vary from 0 to any necessary value available. If, however, the capacitor has significant

leakage relative to Vcc/Rx the timing equations may not represent the pulse width obtained.

3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2 (14) and Rx. Pin 1 (15) will remain positive with respect to pin 2 (14) during the timing cycle. In the 96S02, however, during quiescent (non-triggered) conditions, pin 1 (15) may go negative with respect to pin 2 (14) depending on values of Rx and Vcc. For values of Rx \geq 10 k Ω the maximum amount of capacitor reverse polarity, pin 1 (15) negative with respect to pin 2 (14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the 96S02 when Rx \geq 10 k Ω .

4. The output pulse width t_w for $R_X \ge 10$ k Ω and $C_X \ge 1000$ pF is determined as follows:

 $t_w = 0.55 R_X C_X$ (96S02)

(96LS02) tw = 0.43 RxCx

Where Rx is in $k\Omega$, Cx is in pF, t is in ns or Rx is in $k\Omega$, Cx is in μ F, t is in ms.

5. The output pulse width for Rx < 10 k Ω or Cx < 1000 pF should be determined from pulse width versus Cx or Rx graphs.

6. To obtain variable pulse width by remote trimming, the following circuit is recommended:




96S02 • 96LS02 NATIONAL SEMICOND (LOGIC) DZE D ■ 6501122 DO64254 8

Operation Notes (Cont'd)

- 7. Under any operating condition, Cx and Rx (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 8. Vcc and ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and ground leads do not cause interaction between one shots. Use of a 0.01 μF to 0.1 μF bypass capacitor between Vcc and ground located near the circuit is recommended.

TRIGGERING

- 1. The minimum negative pulse width into \bar{l}_0 is 8.0 ns; the minimum positive pulse width into l_1 is 12 ns.
- 2. Input signals to the 96S02 exhibiting slow or noisy transitions should use the positive trigger input I1 which contains a Schmitt trigger. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
- 3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.



4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on CD will not trigger the 96S02 or 96LS02. If the Co input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.

TRIGGERING TRUTH TABLE

	PIN NO 4 (12)	'S. 3 (13)	OPERATION			
H → L	L	HHL	Trigger			
H	L → H		Trigger			
X	X		Reset			


H = HIGH Voltage Level ≥ V_{IH}

L = LOW Voltage Level ≤ V_{IL} X = Immaterial (either H or L)

H►L = HIGH to LOW Voltage Level transition L►H = LOW to HIGH Voltage Level transition


TYPICAL CHARACTERISTICS 96S02


T. 51-19




Rx — TIMING RESISTOR — Kfl

t. - OUTPUT PULSE WIDTH - #s






TA -- AMBIENT TEMPERATURE -- °C




PULSE WIDTH vs RxCx





POSITIVE OUTPUT PULSE WIDTH — ns


TIMING CAPACITOR CX-pF


S----09602-4x 7-23












7-24 S ____ 09602 -x

F-11 × 4. 1654

01/11/201	PARAMETER		96S		96LS		UNITS	CONDITIONS
SYMBOL	PARAMETER	Min	Max	Min	Max			
V _T +	Positive-going Threshold Voltage, To, 11 (96LS02) 11 (96S02)			2,0		2.0	V	V _{CC} = 5.0 V
V _T -	Negative-going Threshold Voltage To, I1 (96LS02) I1 (96S02)	XM	0.8 0.8		0.7 0.8		V	V _{CC} = 5.0 V
Vон	Output HIGH Voltage	XM	2.7 2.7		2.5 2.7		٧	$V_{CC} = Min, V_{IN} = V_{IH} \text{ or } V_{II}$ $I_{OH} = -400 \ \mu\text{A} \text{ ('LS02)}$ $I_{OH} = -1.0 \ \text{mA} \text{ ('S02)}$
VoL	Output LOW Voltage	XM		0.5 0.5		0.5 0.4	٧	VCC = Min, VIN = VIH or VI
Vcx	Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14)		-0.85 -0.5 -0.4	3.0 3.0 3.0	0 0	3.0 3.0 3.0	٧	$R_X = 1.0 \text{ k}\Omega$ $R_X = > 10 \text{ k}\Omega$ $R_X > 1.0 \text{ M}\Omega$ to 5.25 \
liн	Input HIGH Current			20 0.1		20 0.1	μA mA	V _{IN} = 2.7 V V _{IN} = 5.5 V ('S02) V _{IN} = 10 V ('LS02) Max
hL.	Input LOW Current			-1.0		-0.4	mA	V _{IN} = 0.4 V, V _{CC} = Max
los	Output Short Circuit Current		-40	-100	-20	-100	mA	V _{CC} = Max, V _{OUT} = 0 V
lcc	Power Supply Current			75		36	mA	V _{IN} = Open, V _{CC} = Max



96S02 • 96LS02 NATIONAL SEMICOND (LOGIC) DZE D 6501122 0064258 5

AC CHARACTERISTICS: VCC = +5.0 V, TA = +25°C (See Section 3 for waveforms and load configurations)

			96S		SLS	UNITS	CONDITIONS	
SYMBOL	PARAMETER	C _L = 15 pF		C _L = 15 pF				
		Min	Max	Min	Max			
tрцн	Propagation Delay		15		55	ns		
tpHL	Propagation Delay		19		50	ns		
tрLн	Propagation Delay I ₁ to Q		19		60	ns		
tрнL	Propagation Delay		20		55	ns	Fig. a	
tPHL	Propagation Delay		20		30	ns		
tplH .	Propagation Delay		14		35	ns		
tw (L)	lo Pulse Width LOW	8.0		15		ns		
tw (H)	I ₁ Pulse Width HIGH	12		30		ns		
t _w (L)	C _D Pulse Width LOW	7.0		22		ns		
tw (H)	Minimum Q Pulse Width HIGH	30	45	25	55	ns	$R_X = 1.0 \text{ k}\Omega$, $C_X = 10 \text{ pF}$ including jig and stray	
t _w	Q Pulse Width	5.2	5,8	4.1	4,5	μs	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$	
Rx	Timing Resistor Range*	1.0	2000	1.0	1000	kΩ	T _A = -55°C to +125°C, V _{CC} = 4.5 V to 5.5 V	
t	Change in Q Pulse Width XM over Temperature XC		1.0		3.0 1.0	%	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$	
t	Change in Q Pulse Width over Vcc Range		1.0		0.8	%	TA = 25°C, V_{CC} = 4.75 V to 5.25 V, R_X = 10 k Ω , C_X = 1000 pF TA = 25°C, V_{CC} = 4.5 V to 5.5 V, R_X = 10 k Ω ,	

^{*}Applies only over commercial Vcc and TA range for 96S02.