

9334/DM9334 8-Bit Addressable Latch

General Description

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with active level high outputs. The device also incorporates an active level low common clear for resetting all latches, as well as an active level low enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the low state. In the clear mode all outputs are low and unaffected by the address and data inputs.


When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.

Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability
- Alternate Military/Aerospace device (9334) is available.
 Contact a Fairchild Semiconductor Sales
 Office/Distributor for specifications.

Connection Diagram



Order Number 9334DMQB, 9334FMQB, DM9334J or DM9334N See Package Number J16A, N16E or W16A

© 1998 Fairchild Semiconductor Corporation DS006609

Absolute Maximum Ratings (Note 1)

Supply Voltage 7V
Input Voltage 5.5V

Military Commercial Storage Temperature Range -55°C to +125°C 0° to +70°C -65°C to +150°C

Operating Free Air Temperature Range

Recommended Operating Conditions

Symbol	Parameter			Military	,	С	Units		
			Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Volta	2			2			V	
V _{IL}	Low Level Input Voltag			0.8			0.8	V	
Тон	High Level Output Cur			-0.8			-0.8	mA	
loL	Low Level Output Curi			16			16	mA	
t _w	ENABLE Pulse Width		19	13		19	13		ns
	(Figure 1) (Note 5)								
t _{su}	Setup Time	Data 1 (Figure 5)	20	13		20	13		
	(Note 5)	Data 0 (Figure 5)	20	14		20	14		ns
		Address (Figure 6)	10	5		10	5		
		(Note 2)							
t _H	Hold Time	Data 1 (Figure 5)	0	-10		0	-10		ns
	(Note 5)	Data 0 (Figure 5)	0	-13		0	-13		
T _A	Free Air Operating Ter	-55		125	0		70	°C	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cone	ditions	Min	Тур	Max	Units	
					(Note 3)			
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= –12 m A			-1.5	٧	
V _{OH}	High Level Output	V _{CC} = Min, I _{OI}	₊ = Max	2.4	3.6		٧	
	Voltage	V _{IL} = Max, V _{I⊢}	= Min					
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL}	= Max		0.2	0.4	٧	
	Voltage	$V_{IH} = Min, V_{IL}$	= Max					
I _I	Input Current @ Max	V _{CC} = Max, V _I	= 5.5V			1	mA	
	Input Voltage							
I _{IH}	High Level Input	V _{CC} = Max	E Input			60	μΑ	
	Current	$V_1 = 2.4V$	Others			40		
I _{IL}	Low Level Input	V _{CC} = Max	E Input			-2.4	mA	
	Current	$V_1 = 0.4V$	Others			-1.6		
los	Short Circuit	V _{CC} = Max	MIL	-30		-100	mA	
	Output Current	(Note 4)	COM	-30		-100		
Icc	Supply Current	V _{CC} = Max	•		56	86	mA	

Note 2: The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed without affecting the other latches

Note 3: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

www.fairchildsemi.com

2

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (for Test Waveforms and Output Load)


Symbol	Parameter	From (Input)	$R_L = 400\Omega$	$R_L = 400\Omega, C_L = 15 pF$		
		To (Output)	Min	Max	1	
t _{PLH}	Propagation Delay Time	Enable to		28	ns	
	Low to High Level Output	Output, (Figure 1)				
t _{PHL}	Propagation Delay Time	Enable to		27	ns	
	High to Low Level Output	Output, (Figure 1)				
t _{PLH}	Propagation Delay Time	Data to		35	ns	
	Low to High Level Output	Output, (Figure 4)				
t _{PHL}	Propagation Delay Time	Data to		28	ns	
	High to Low Level Output	Output, (Figure 4)				
t _{PLH}	Propagation Delay Time	Address to		35	ns	
	Low to High Level Output	Output, (Figure 2)				
t _{PHL}	Propagation Delay Time	Address to		35	ns	
	High to Low Level Output	Output, (Figure 2)				
t _{PHL}	Propagation Delay Time	Clear to		31	ns	
	High to Low Level Output	Output, (Figure 3)				


Function Tables


Ē	Ю	Mode
L	Н	Addressable Latch
н	Н	Memory
L	L	Active High Eight
		Channel Demultiplexer
Н	L	Clear


		lr	puts			Present Output States						Mode		
c	Ē	D	A 0	A 1	A 2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	
L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	н	L	L	L	Н	L	L	L	L	L	L	L	
L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
•	•	•		•					•					Demultiplex
•	•	•		•					•					
•	•	•		•					•					
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н	
Н	Н	Х	Χ	Χ	Χ	Q_{N-1}								Memory
Н	L	L	L	L	L	L	Q_{N-1}	Q_{N-1}	Q_{N-1}					
Н	L	Н	L	L	L	Н	Q_{N-1}	Q_{N-1}						
Н	L	L	Н	L	L	Q_{N-1}	L	Q_{N-1}						
Н	L	Н	Н	L	L	Q_{N-1}	Н	Q_{N-1}						Addressable
•	•	•		•				•						Latch
•	•	•		•				•						
•	•	·		•				•						
Н	L	L	Н	Н	Н	Q_{N-1}						Q_{N-1}	L	
Н	L	Н	Н	Н	Н	Q_{N-1}						Q_{N-1}	Н	

X = Don't Care Condition
L = Low Voltage Level
H = High Voltage Level
Q_{N-1} = Previous Output State










Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W) Order Number 9334FMQB Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation
Americas
Customer Response Center Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86 Email: europe.supporl@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconducto Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.