V54/74123 0/0664


DUAL RETRIGGERABLE RESETTABLE MULTIVIBRATOR

DESCRIPTION — Each half of the '123 features retriggerable capability, complementary dc level triggering and overriding Direct Clear. When a circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per the Truth Table) will cause the delay period to start again, without disturbing the outputs. By repeating this process, the output pulse period (Q HIGH, \overline{Q} LOW) can be made as long as desired. Alternatively, a delay period can be terminated at any time by a LOW signal on \overline{C}_D , which also inhibits triggering. An internal connection from \overline{C}_D to the input gate makes it possible to trigger the circuit by a positive-going signal on \overline{C}_D , as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows.

 $t_W = 0.28 \; R_X C_X \; (1.0 + 0.7/R_X)$ Where t_W is in ns, R_X is in $k\Omega$ and C_X is in pF.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS OUT		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE	
Plastic DIP (P)	Α	74123PC		9B	
Ceramic DIP (D)	Α	74123DC	54123DM	6B	
Flatpak (F)	Α	74123FC	54123FM	4L	




INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
Ā ₁ , Ā ₂	Trigger Inputs (Active Falling Edge)	1.0/1.0	
B ₁ , B ₂	Trigger Inputs (Active Rising Edge)	1.0/1.0	
CD1, CD2	Direct Clear Inputs (Active LOW)	2.0/2.0	
Q ₁ , Q ₂	Positive Pulse Output	20/10	
$\overline{\mathbf{Q}}_1$, $\overline{\mathbf{Q}}_2$	Negative Pulse Output	20/10	

TRIGGERING TRUTH TABLE

	NPU	ITS	RESPONSE		
A	В	CD			
× \	X L H	ıхг	No Trigger No Trigger Trigger		
HLL	\ \ \	x H \	No Trigger Trigger Trigger		

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial






Fig. a.

4-167

SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS
	_	Min	Max] """	
os	Output Short Circuit Current	-10	-40	mA	V _{CC} = Max
lcc	Power Supply Current		66	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL		5-	4/74			
	PARAMETER		C _L = 15 pF R _L = 400 Ω		CONDITIONS	
		Min	Max			
tPLH	Propagation Delay B to Q		28	ns		
tPLH	Propagation Delay Ā to Q		33	ns		
tPHL	Propagation Delay B to Q		36	ns	$Cx = 0$ pF, $R_X = 5$ k Ω Fig. 3-1, Fig. a	
tPHL	Propagation Delay Ā to Q		40	ns		
tpLH	Propagation Delay \overline{C}_{Dn} to \overline{Q}		40	ns	0 0 5 5 5 6 6	
tPHL	Propagation Delay C _{Dn} to Q		27	ns	$C_X = 0 \text{ pF, } R_X = 5 \text{ k}\Omega$ Figs. 3-1, 3-10	
tw(min)	Pulse Width with Zero Timing Capacitor		65	ns	$C_X = 0$ pF, $R_X = 5$ k Ω Fig. 3-1, Fig. a	
tw	Pulse Width with External Timing Components	2.76	3.37	μs	$C_X = 1000 \text{ pF, } R_X = 10 \text{ k}\Omega$ Fig. 3-1, Fig. a	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
			Min	Max	1 011113	CONDITIONS
tw	Trigger Pulse Width		40		ns	
R _X	External Timing Resistor	XC XM	5.0 5.0	50 25	kΩ	Over Operating Temperature Range
Cx	External Timing Capacitor		No Res	trictions	pF	,