4 Megabit

 $(512K \times 8)$

Erasable

CMOS

EPROM

Features

- Fast Read Access Time 80 ns
- Low Power CMOS Operation
 100 μA max. Standby
 25 mA max. Active at 5 MHz
- Wide Selection of JEDEC Standard Packages

32-Lead 600-mil PDIP and Cerdip

32-Pad PLCC and LCC

32-Lead 450-mil SOIC (SOP)

32-Lead TSOP

- 5 V ± 10% Supply
- High Reliability CMOS Technology 2000 V ESD Protection 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Full Military, Industrial and Commercial Temperature Ranges

Description

The AT27C040 chip is a low-power, high-performance 4,194,304 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 512K x 8 bits. The AT27C040 requires only one 5-V power supply in normal read mode operation. Any byte can be accessed in less than 80 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's 0.7-micron scaled CMOS technology provides for significantly lower active power consumption than competing designs. Power consumption is typically 8 mA in active mode and less than $10~\mu\text{A}$ in standby mode. (continued)


Pin Configurations

Pin Name	Function
A0-A18	Addresses
00-07	Outputs
CE	Chip Enable
ŌĒ	Output Enable


CDIP, PDIP, SOIC, Top View

VPP 1 A16 1 A15 1 A16 1	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	32 31 30 29 28 27 26 25 24 23 22 21 20 19	VCC D A18 D A17 D A14 D A13 D A8 D A9 D OE D O7 O6 D O5 D O3
	15 16	18 17	04

LCC, PLCC Top View



TSOP Top View
Type 1





3-123

1074177 0008171 006



Description (Continued)


The AT27C040 comes in a choice of industry standard JEDEC-approved packages including: one-time programmable (OTP) plastic PDIP, PLCC, SOIC and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two line control $(\overline{CE}, \overline{OE})$ to give designers the flexibility to avoid bus contention.

Atmel's AT27C040 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 $\mu s/byte$. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Erasure Characteristics

The entire memory array of the AT27C040 is erased (all outputs read as V_{OH}) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μ W/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W·sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0 V to +14.0 V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground2.0 V to +14.0 V ⁽¹⁾
Integrated UV Erase Dose7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes

 Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	Ai	Vpp	Vcc	Outputs
Read	V _{IL}	Vil	Ai	X ⁽¹⁾	Vcc	Dout
Output Disable	Х	VIH	X	X	Vcc	High Z
Standby	ViH	Х	Х	Х	Vcc	High Z
Rapid Program ⁽²⁾	VIL	VIH	Ai	Vpp	Vcc	DiN
PGM Verify	Х	VIL	Ai	Vpp	Vcc	Dout
PGM Inhibit	VIH	VIH	Х	VPP	Vcc	High Z
Product Identification ⁽⁴⁾	VIL	ViL	A9=V _H ⁽³⁾ A0=V _{IH} or V _{IL} A1-A18=V _{IL}	x	Vcc	Identification Code

Notes: 1. X can be VIL or VIH.

- 2. Refer to Programming characteristics.
- 3. $V_H = 12.0 \pm 0.5 \text{ V}$.

 Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

3-124

AT27C040

1074177 0008172 T42

D.C. and A.C. Operating Conditions for Read Operation

				AT27C040		
		-80	-10	-12	-15	-20
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
(Case)	Mil.			-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Sup	pply	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

= Advance Information

D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
IL)	Input Load Current	VIN = 0 V to VCC	Com.,Ind.		±1	μА
	•		Mil.		±5	μA
llo	Output Leakage Current	Vout = 0 V to Vcc	Com.,Ind.		±5	μA
(2)			Mil.		±10	μА
IPP1 (2)	V _{PP} ⁽¹⁾ Read/Standby Current	VPP = VCC			10	μА
Isa	Vcc (1) Standby Current	ISB1 (CMOS), $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$			100	μА
		ISB2 (TTL), \overline{CE} = 2.0 to V _{CC+0.5} V			1	mA
lcc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$	Com.		25	mA
		CE = V _{IL}	Ind.,Mil.		30	mA
VIL	Input Low Voltage			-0.6	0.8	V
VIH	Input High Voltage			2.0	Vcc+0.5	V
VoL	Output Low Voltage	lo _L = 2.1 mA			.45	_ . _
		Іон = -100 μΑ	1	/cc-0.:		V
Vон	Output High Voltage	loн = -2.5 mA		3.5	······································	V
		Іон = -400 μΑ		2.4		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

A.C. Characteristics for Read Operation

					AT27C040									
					80		-10	-	12	-	15	-	20	
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to	CE = OE	Com., Ind.		80		100		120		150		200	ns
	Output Delay	= V _{IL}	Mil.						120		150		200	ns
tcE (2)	CE to Output Delay	OE = VIL	-		80		100		120		150	 	200	
toe (2,3)	OE to Output Delay	CE = VIL			35		35		35		40		60	ns
t _{DF} (4,5)					30	-	30		30		30		40	ns ns
tон	Output Hold from Addre CE or OE, whichever or	ess, ccurred first		0		0		0		0	-	0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Advance Information


73 9AP E7

3-125

^{2.} Vpp may be connected directly to $V_{\rm CC}$, except during programming. The supply current would then be the sum of $I_{\rm CC}$ and $I_{\rm PP}$.




A.C. Waveforms for Read Operation (1)




Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified.
- OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE may be delayed up to tACC-toE after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



Output Test Load




Pin Capacitance (f = 1 MHz, T = 25°C) (1)

Tv	מי	Max	Units	Conditions
Cin 4	<u>. </u>	8	pF	V _{IN} = 0 V
Cout 8		12	pF	V _{OUT} = 0 V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing Reference is 0.8 V for V_{IL} and 2.0 V for $V_{IH}.$
- toe and toff are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27C040 a 0.1-μF capacitor is required across Vpp and ground to suppress spurious voltage transients.

3-126

AT27C040

1074177 0008174 815 🖿

D.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 V$, $V_{PP} = 13.0 \pm 0.25 V$

Sym-		Test	Li	mits	
bol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	VIN=VIL,VIH		10	μА
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧
۷н	Input High Level		2.0	Vcc+.7	٧
Vol	Output Low Volt.	loL=2.1 mA		.45	٧
Voн	Output High Volt.	Іон=-400 μА	2.4		٧
Icc2	V _{CC} Supply Curren (Program and Veri			40	mA
IPP2	V _{PP} Supply Current	CE=V _{IL}		20	mA
VID	A9 Product Identification Voltage		11.5	12.5	٧

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 V$, $V_{PP} = 13.0 \pm 0.25 V$

Sym-		Test Conditions*	Lir	nits	
bol	Parameter	(see Note 1)	Min	Max	Units
tas	Address Setup Tir	ne	2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time	е	0		μs
ton	Data Hold Time		2		μS
tDFP	OE High to Out- put Float Delay	(Note 2)	0	130	ns
tvps	V _{PP} Setup Time		2		μS
tvcs	Vcc Setup Time		2		μS
tpw	CE Program Pulse Width	(Note 3)	95	105	μS
toE	Data Valid from OE	(Note 2)		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	. 0.45 V to 2.4 V
Input Timing Reference Level	0.8 V to 2.0 V
Output Timing Reference Level	0.8 V to 2.0 V

Notes:


- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100 µsec ± 5%.

Atmel's 27C040 Integrated Product Identification Code

		Pins									
Codes	A0	07	06	O5	04	О3	O2	01	00	Data	
Manufacturer	0	0	0	0	1	1	1	1	0	1E	
Device Type	1	0	0	0	0	1	0	1	1	ов	

Rapid Programming Algorithm

A 100 μs \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5 V and V_{PP} is raised to 13.0 V. Each address is first programmed with one 100 μs \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0 V and V_{CC} to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.





3-127

1074177 0008175 751 ■



Ordering Information

2 2 4		.1	T C	41
1.00 No. 250	= A	dvance	Intom	ianon

tacc (ns) lcc (mA) Active Standby		ì '	Ordering Code Package		Operation Range	
80			AT27C040-80DC AT27C040-80JC AT27C040-80LC AT27C040-80PC AT27C040-80RC AT27C040-80TC	32DW6 32J 32LW 32P6 32P6 32P1 32T	Commercial (0°C to 70°C)	
80	30		AT27C040-80DI AT27C040-80JI AT27C040-80LI AT27C040-80PI AT27C040-80PI AT27C040-80TI	32DW6 32J 32LW 32P6 32R 32T	Industrial (-40°C to 85°C)	
100	25	0.1	AT276040-10DC AT276040-10JC AT276040-10LC AT276040-10PC AT276040-10RC AT276040-10TC	32DW6 32J 32LW 32P6 32R 32T	Commercial (O°C to 70°C)	
			AT27C040-10DI AT27C040-10JI AT27C040-10LI AT27C040-10PI AT27C040-10RI AT27C040-10TI	32DW6 32J 32LW 32P6 32Pi 32T	industrial (-40°C to 85°C)	
120	25	0.1	AT27C040-12DC AT27C040-12JC AT27C040-12LC AT27C040-12PC AT27C040-12PC AT27C040-12TC	32DW6 32J 32LW 32P6 32R 32T	Commercial (0°C to 70°C)	
120	30	0.1	AT27C040-12DI AT27C040-12JI AT27C040-12LI AT27C040-12PI AT27C040-12RI AT27C040-12TI	32DW6 32J 32LW 32P6 32R 32T	Industrial (-40°C to 85°C)	
120	30	0.1	AT27C040-12DM AT27C040-12LM	32DW6 32LW	Military (-55°C to 125°C)	
150	25	0.1	AT27C040-15DC AT27C040-15JC AT27C040-15LC AT27C040-15PC AT27C040-15RC AT27C040-15TC	32DW6 32J 32LW 32P6 32R 32T	Commercial (0°C to 70°C)	

3-128 AT27C04

1074177 0008176 698 🖿

Ordering Information

tacc	lcc	(mA)	Ordering Code	Dookogo	Operation Range
(ns)	Active	Standby		Package	
150	30	0.1	AT27C040-15DI AT27C040-15JI AT27C040-15LI AT27C040-15PI AT27C040-15RI AT27C040-15TI	32DW6 32J 32LW 32P6 32R 32T	Industrial (-40°C to 85°C)
			AT27C040-15DM AT27C040-15LM	32DW6 32LW	Military (-55°C to 125°C)
			AT27C040-15DM/883 AT27C040-15LM/883	32DW6 32LW	Military/883D Class B, Fully Compliant (-55°C to 125°C)
200	25	0.1	AT27C040-20DC AT27C040-20JC AT27C040-20LC AT27C040-20PC AT27C040-20RC AT27C040-20TC	32DW6 32J 32LW 32P6 32R 32T	Commercial (0°C to 70°C)
200	30	0.1	AT27C040-20DI AT27C040-20JI AT27C040-20LI AT27C040-20PI AT27C040-20RI AT27C040-20TI	32DW6 32J 32LW 32P6 32R 32T	Industrial (-40°C to 85°C)
200	30	0.1	AT27C040-20DM AT27C040-20LM	32DW6 32LW	Military (-55°C to 125°C)
			AT27C040-20DM/883 AT27C040-20LM/883	32DW6 32LW	Military/883D Class B, Fully Compliant (-55°C to 125°C)

Package Type		
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)	
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)	
32R	32 Lead, 0.450" Wide, Plastic Gull Wing Small Outline OTP (SOIC)	
32T	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)	

